OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog2/] [mult64x64.sv] - Diff between revs 49 and 72

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 49 Rev 72
Line 1... Line 1...
// ============================================================================
// ============================================================================
//        __
//        __
//   \\__/ o\    (C) 2020  Robert Finch, Waterloo
//   \\__/ o\    (C) 2020-2022  Robert Finch, Waterloo
//    \  __ /    All rights reserved.
//    \  __ /    All rights reserved.
//     \/_//     robfinch@finitron.ca
//     \/_//     robfinch@finitron.ca
//       ||
//       ||
//
//
//      mult64x64.sv
//      mult64x64.sv
Line 35... Line 35...
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
//
// ============================================================================
// ============================================================================
 
 
 
//`define KARATSUBA     1
 
 
 
`ifdef KARATSUBA
 
 
module mult64x64(clk, ce, a, b, o);
module mult64x64(clk, ce, a, b, o);
input clk;
input clk;
input ce;
input ce;
input [63:0] a;
input [63:0] a;
input [63:0] b;
input [63:0] b;
Line 60... Line 64...
always @(posedge clk)
always @(posedge clk)
        if (ce) b2 <= b1[32] ? -b1 : b1;
        if (ce) b2 <= b1[32] ? -b1 : b1;
always @(posedge clk)
always @(posedge clk)
  if (ce) sgn2 <= a1[32]^b1[32];
  if (ce) sgn2 <= a1[32]^b1[32];
 
 
delay #(.WID(1), .DEP(7)) udl1 (.clk(clk), .ce(ce), .i(sgn2), .o(sgn9));
ft_delay #(.WID(1), .DEP(7)) udl1 (.clk(clk), .ce(ce), .i(sgn2), .o(sgn9));
always @(posedge clk)
always @(posedge clk)
  if (ce) sgn10 <= sgn9;
  if (ce) sgn10 <= sgn9;
 
 
// 6 cycle latency
// 6 cycle latency
mult32x32 u1 (
mult32x32 u1 (
Line 115... Line 119...
  if (ce) z0d <= z0c;
  if (ce) z0d <= z0c;
always @(posedge clk)
always @(posedge clk)
        if (ce) o <= {z2d,z0d} + {z1,32'd0};
        if (ce) o <= {z2d,z0d} + {z1,32'd0};
 
 
endmodule
endmodule
 
 
 
`else
 
 
 
// This version of the multiply has a parameterized pipeline depth and allows
 
// the tools to perform the multiply. Relies on the ability of tools to retime.
 
 
 
module mult64x64(clk, ce, a, b, o);
 
parameter DEP = 11;
 
input clk;
 
input ce;
 
input [63:0] a;
 
input [63:0] b;
 
output reg [127:0] o;
 
 
 
reg [127:0] prod [0:DEP-1];
 
reg [127:0] prd;
 
integer n;
 
 
 
always_ff @(posedge clk)
 
        if (ce) prd <= a * b;
 
always_ff @(posedge clk)
 
        if (ce) prod[0] <= prd;
 
 
 
always_ff @(posedge clk)
 
        for (n = 0; n < DEP - 1; n = n + 1)
 
                if (ce) prod[n+1] <= prod[n];
 
 
 
always_ff @(posedge clk)
 
        if(ce) o <= prod[DEP-1];
 
 
 
endmodule
 
 
 
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.