OpenCores

URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [test_bench/] [mult32x32_tb.sv] - Diff between revs 72 and 73

Show entire file | Details | Blame | View Log

Rev 72	Rev 73
Line 54...	Line 54...
`initial begin`	`initial begin`
`rst = 1'b0;`	`rst = 1'b0;`
`clk = 1'b0;`	`clk = 1'b0;`
`#20 rst = 1;`	`#20 rst = 1;`
`#50 rst = 0;`	`#50 rst = 0;`
`#1000000 $fclose(outfile);`	`#10000000 $fclose(outfile);`
`#10 $finish;`	`#10 $finish;`
`end`	`end`

`always #5`	`always #5`
`clk = ~clk;`	`clk = ~clk;`
	`//a25e46ad a76da76d 6a320c6f94e7f2a9 6a310c6f94e7f2a9*`
	`//147c147c 67589e7f 08460393acd2b184 08450393acd2b184*`

`always_ff @(posedge clk)`	`always_ff @(posedge clk)`
`if (rst) begin`	`if (rst) begin`
`adr <= 0;`	`adr <= 0;`
`count <= 0;`	`count <= 0;`
Line 80...	Line 82...
`count <= 1'd1;`	`count <= 1'd1;`
`if (count==2) begin`	`if (count==2) begin`
`case (adr)`	`case (adr)`
`1:`	`1:`
`begin`	`begin`
`a <= 32'd10;`	`a <= 32'ha25e46ad;`
`b <= 32'd10;`	`b <= 32'ha76da76d;`
`end`	`end`
`2:`	`2:`
`begin`	`begin`
`a <= 32'd21;`	`a <= 32'h147c147c;`
`b <= 32'd1700000;`	`b <= 32'h67589e7f;`
`end`	`end`
`3:`	`3:`
`begin`	`begin`
`a <= 32'd215000;`	`a <= 32'd215000;`
`b <= 32'd11;`	`b <= 32'd11;`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.