OpenCores

URL https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk

Subversion Repositories funbase_ip_library

[/] [funbase_ip_library/] [trunk/] [Altera/] [ip.hwp.cpu/] [nios_ii_sram/] [1.0/] [nios_ii_sram.1.0.xml] - Diff between revs 147 and 157

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 147	Rev 157
Line 6...	Line 6...

`Altera`	`Altera`
`ip.hwp.cpu`	`ip.hwp.cpu`
`nios_ii_sram`	`nios_ii_sram`
`1.0`	`1.0`
	`Nios2 SRAM subsystem`


`clk`	`clk`


Line 38...	Line 39...


`hibi_master`	`hibi_master`





`false`	`false`



`AV`	`AV`
Line 279...	Line 282...


`hibi_slave`	`hibi_slave`





`false`	`false`



`AV`	`AV`
Line 369...	Line 374...
`little`	`little`




`instr_mem`	`avalon_addr_space`
`64K`	`Avalon address space. (local)`
	`4G`
	`32`


	`.bss`
	`0x00800000`
	`512`


	`.entry`
	`0x00800400`
	`512`


	`.exceptions`
	`0x00800200`
	`512`


	`.heap`
	`0x00800800`
	`512`


	`.rodata`
	`0x00800E00`
	`512`


	`.rwdata`
	`0x00800A00`
	`512`


	`.stack`
	`0x00800600`
	`512`


	`.text`
	`0x00800C00`
	`512`


	`Shared_memory`
	`0x1000000`
	`4K`


	`8`

	`avalon_addr_space`

	`HIBI_PE_DMA`
	`0x0`
	`4`
	`32`
	`reserved`


	`JTAG_UART`
	`0x4`
	`4`
	`32`
	`reserved`


	`TIMER`
	`0x8`
	`4`
	`32`
	`reserved`


	`SRAM`
	`0x00800000`
	`8M`
	`32`
	`memory`


	`SYSID`
	`0x10`
	`4`
	`32`
	`reserved`


	`ONCHIP_MEM`
	`0x1000000`
	`4K`
	`32`
	`memory`




	`hibi_addr_space`
	`HIBI address space`
	`4G`
`32`	`32`
`8`	`8`




	`hibi_mem_map`
	`32`





`rtl`	`rtl`
`VHDL:Quartus:`	`VHDL:Quartus:`
Line 667...	Line 778...




`nios2`	`nios2`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.