Line 1... |
Line 1... |
-- ***************************************************
|
-- ***************************************************
|
-- File: hibi_udp.vhd
|
-- File: hibi_udp.vhd
|
-- Creation date: 12.02.2013
|
-- Creation date: 21.03.2013
|
-- Creation time: 10:37:46
|
-- Creation time: 15:34:28
|
-- Description:
|
-- Description:
|
-- Created by: matilail
|
-- Created by: matilail
|
-- This file was generated with Kactus2 vhdl generator.
|
-- This file was generated with Kactus2 vhdl generator.
|
-- ***************************************************
|
-- ***************************************************
|
library IEEE;
|
library IEEE;
|
Line 173... |
Line 173... |
source_port_out : out std_logic_vector(15 downto 0);
|
source_port_out : out std_logic_vector(15 downto 0);
|
|
|
-- Interface: app_tx
|
-- Interface: app_tx
|
-- Application transmit operations
|
-- Application transmit operations
|
new_tx_in : in std_logic;
|
new_tx_in : in std_logic;
|
-- no_arp_target_MAC_in : in std_logic_vector(47 downto 0);
|
no_arp_target_MAC_in : in std_logic_vector(47 downto 0);
|
source_port_in : in std_logic_vector(15 downto 0);
|
source_port_in : in std_logic_vector(15 downto 0);
|
target_addr_in : in std_logic_vector(31 downto 0);
|
target_addr_in : in std_logic_vector(31 downto 0);
|
target_port_in : in std_logic_vector(15 downto 0);
|
target_port_in : in std_logic_vector(15 downto 0);
|
tx_data_in : in std_logic_vector(15 downto 0);
|
tx_data_in : in std_logic_vector(15 downto 0);
|
tx_data_valid_in : in std_logic;
|
tx_data_valid_in : in std_logic;
|
Line 258... |
Line 258... |
tx_re_in => udp2hibi_0_udp_ip_tx_to_udp_ip_dm9000a_0_app_txtx_re_out
|
tx_re_in => udp2hibi_0_udp_ip_tx_to_udp_ip_dm9000a_0_app_txtx_re_out
|
);
|
);
|
|
|
udp_ip_dm9000a_0 : udp_ip_dm9000a
|
udp_ip_dm9000a_0 : udp_ip_dm9000a
|
port map (
|
port map (
|
clk => clk,
|
clk => clk_udp,
|
dest_port_out(15 downto 0) => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxdest_port_out(15 downto 0),
|
dest_port_out(15 downto 0) => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxdest_port_out(15 downto 0),
|
eth_chip_sel_out => eth_chip_sel_out,
|
eth_chip_sel_out => eth_chip_sel_out,
|
eth_clk_out => eth_clk_out,
|
eth_clk_out => eth_clk_out,
|
eth_cmd_out => eth_cmd_out,
|
eth_cmd_out => eth_cmd_out,
|
eth_data_inout(15 downto 0) => eth_data_inout(15 downto 0),
|
eth_data_inout(15 downto 0) => eth_data_inout(15 downto 0),
|
Line 271... |
Line 271... |
eth_reset_out => eth_reset_out,
|
eth_reset_out => eth_reset_out,
|
eth_write_out => eth_write_out,
|
eth_write_out => eth_write_out,
|
link_up_out => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxlink_up_out,
|
link_up_out => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxlink_up_out,
|
new_rx_out => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxnew_rx_out,
|
new_rx_out => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxnew_rx_out,
|
new_tx_in => udp2hibi_0_udp_ip_tx_to_udp_ip_dm9000a_0_app_txnew_tx_in,
|
new_tx_in => udp2hibi_0_udp_ip_tx_to_udp_ip_dm9000a_0_app_txnew_tx_in,
|
|
no_arp_target_MAC_in => "0",
|
rst_n => rst_n,
|
rst_n => rst_n,
|
rx_data_out(15 downto 0) => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxrx_data_out(15 downto 0),
|
rx_data_out(15 downto 0) => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxrx_data_out(15 downto 0),
|
rx_data_valid_out => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxrx_data_valid_out,
|
rx_data_valid_out => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxrx_data_valid_out,
|
rx_erroneous_out => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxrx_erroneous_out,
|
rx_erroneous_out => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxrx_erroneous_out,
|
rx_len_out(10 downto 0) => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxrx_len_out(10 downto 0),
|
rx_len_out(10 downto 0) => udp_ip_dm9000a_0_app_rx_to_udp2hibi_0_udp_ip_rxrx_len_out(10 downto 0),
|