OpenCores
URL https://opencores.org/ocsvn/g729a_codec/g729a_codec/trunk

Subversion Repositories g729a_codec

[/] [g729a_codec/] [trunk/] [VHDL/] [SELF_TEST/] [G729A_codec_selftest.vhd] - Diff between revs 2 and 3

Show entire file | Details | Blame | View Log

Rev 2 Rev 3
Line 488... Line 488...
  ---------------------------------------------------
  ---------------------------------------------------
 
 
  -- This counter counts the data word to be read from
  -- This counter counts the data word to be read from
  -- codec memory, or written to codec memory.
  -- codec memory, or written to codec memory.
 
 
  process(CDC_STS)
  --process(CDC_STS)
  begin
  --begin
    case CDC_STS is
  --  case CDC_STS is
      when STS_COD_DIN => CNT_INIT <= DECODED_LEN-1;
  --    when STS_COD_DIN => CNT_INIT <= DECODED_LEN-1;
      when STS_COD_DOUT => CNT_INIT <= ENCODED_LEN-1;
  --    when STS_COD_DOUT => CNT_INIT <= ENCODED_LEN-1;
      when STS_DEC_DIN => CNT_INIT <= ENCODED_LEN-1;
  --    when STS_DEC_DIN => CNT_INIT <= ENCODED_LEN-1;
      when STS_DEC_DOUT => CNT_INIT <= DECODED_LEN-1;
  --    when STS_DEC_DOUT => CNT_INIT <= DECODED_LEN-1;
      when others => CNT_INIT <= 0;
  --    when others => CNT_INIT <= 0;
    end case;
  --  end case;
  end process;
  --end process;
 
 
 
  CNT_INIT <= DECODED_LEN-1 when (
 
    CDC_STS = STS_COD_DIN or
 
    CDC_STS = STS_DEC_DOUT
 
  ) else ENCODED_LEN-1;
 
 
  process(CLK_i)
  process(CLK_i)
  begin
  begin
    if(CLK_i = '1' and CLK_i'event) then
    if(CLK_i = '1' and CLK_i'event) then
      if(RST_i = '1') then
      if(RST_i = '1') then

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.