OpenCores
URL https://opencores.org/ocsvn/gpib_controller/gpib_controller/trunk

Subversion Repositories gpib_controller

[/] [gpib_controller/] [trunk/] [prototype_1/] [fpga/] [xilinx_prj/] [default.wcfg] - Diff between revs 3 and 5

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 5
?rev1line?
?rev2line?
 
 
 
 
 
   
 
   
 
   
 
      
 
         
 
            
 
            
 
            
 
            
 
            
 
            
 
            
 
            
 
            
 
            
 
            
 
            
 
            
 
         
 
      
 
   
 
   
 
   
 
      reset
 
      reset
 
   
 
   
 
      clk
 
      clk
 
   
 
   
 
      di[7:0]
 
      di[7:0]
 
   
 
   
 
      atn_in
 
      atn_in
 
   
 
   
 
      dav_in
 
      dav_in
 
   
 
   
 
      nrfd_in
 
      nrfd_in
 
   
 
   
 
      ndac_in
 
      ndac_in
 
   
 
   
 
      eoi_in
 
      eoi_in
 
   
 
   
 
      srq_in
 
      srq_in
 
   
 
   
 
      ifc_in
 
      ifc_in
 
   
 
   
 
      ren_in
 
      ren_in
 
   
 
   
 
      data_in[15:0]
 
      data_in[15:0]
 
   
 
   
 
      reg_addr[14:0]
 
      reg_addr[14:0]
 
   
 
   
 
      strobe_read
 
      strobe_read
 
   
 
   
 
      strobe_write
 
      strobe_write
 
   
 
   
 
      do[7:0]
 
      do[7:0]
 
   
 
   
 
      output_valid
 
      output_valid
 
   
 
   
 
      atn_out
 
      atn_out
 
   
 
   
 
      dav_out
 
      dav_out
 
   
 
   
 
      nrfd_out
 
      nrfd_out
 
   
 
   
 
      ndac_out
 
      ndac_out
 
   
 
   
 
      atl
 
      atl
 
   
 
   
 
      cwrc
 
      cwrc
 
   
 
   
 
      atl
 
      atl
 
   
 
   
 
      eoi_out
 
      eoi_out
 
   
 
   
 
      srq_out
 
      srq_out
 
   
 
   
 
      ifc_out
 
      ifc_out
 
   
 
   
 
      ren_out
 
      ren_out
 
   
 
   
 
      data_out[15:0]
 
      data_out[15:0]
 
   
 
   
 
      interrupt_line
 
      interrupt_line
 
   
 
   
 
      debug1
 
      debug1
 
   
 
   
 
      data_in_1[15:0]
 
      data_in_1[15:0]
 
   
 
   
 
      reg_addr_1[14:0]
 
      reg_addr_1[14:0]
 
   
 
   
 
      strobe_read_1
 
      strobe_read_1
 
   
 
   
 
      strobe_write_1
 
      strobe_write_1
 
   
 
   
 
      do_1[7:0]
 
      do_1[7:0]
 
   
 
   
 
      output_valid_1
 
      output_valid_1
 
   
 
   
 
      atn_out_1
 
      atn_out_1
 
   
 
   
 
      dav_out_1
 
      dav_out_1
 
   
 
   
 
      nrfd_out_1
 
      nrfd_out_1
 
   
 
   
 
      ndac_out_1
 
      ndac_out_1
 
   
 
   
 
      eoi_out_1
 
      eoi_out_1
 
   
 
   
 
      srq_out_1
 
      srq_out_1
 
   
 
   
 
      ifc_out_1
 
      ifc_out_1
 
   
 
   
 
      ren_out_1
 
      ren_out_1
 
   
 
   
 
      data_out_1[15:0]
 
      data_out_1[15:0]
 
   
 
   
 
      interrupt_line_1
 
      interrupt_line_1
 
   
 
   
 
      clk_period
 
      clk_period
 
   
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.