OpenCores
URL https://opencores.org/ocsvn/gpio/gpio/trunk

Subversion Repositories gpio

[/] [gpio/] [tags/] [rel_4/] [rtl/] [verilog/] [gpio_defines.v] - Diff between revs 17 and 21

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 17 Rev 21
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.2  2001/11/15 02:24:37  lampret
 
// Added GPIO_REGISTERED_WB_OUTPUTS, GPIO_REGISTERED_IO_OUTPUTS and GPIO_NO_NEGEDGE_FLOPS.
 
//
// Revision 1.1  2001/09/18 18:49:07  lampret
// Revision 1.1  2001/09/18 18:49:07  lampret
// Changed top level ptc into gpio_top. Changed defines.v into gpio_defines.v.
// Changed top level ptc into gpio_top. Changed defines.v into gpio_defines.v.
//
//
// Revision 1.1  2001/08/21 21:39:28  lampret
// Revision 1.1  2001/08/21 21:39:28  lampret
// Changed directory structure, port names and drfines.
// Changed directory structure, port names and drfines.
Line 176... Line 179...
`define GPIO_RGPIO_OE           3'h2    // Address 0x08
`define GPIO_RGPIO_OE           3'h2    // Address 0x08
`define GPIO_RGPIO_INTE         3'h3    // Address 0x0c
`define GPIO_RGPIO_INTE         3'h3    // Address 0x0c
`define GPIO_RGPIO_PTRIG        3'h4    // Address 0x10
`define GPIO_RGPIO_PTRIG        3'h4    // Address 0x10
`define GPIO_RGPIO_AUX          3'h5    // Address 0x14
`define GPIO_RGPIO_AUX          3'h5    // Address 0x14
`define GPIO_RGPIO_CTRL         3'h6    // Address 0x18
`define GPIO_RGPIO_CTRL         3'h6    // Address 0x18
 
`define GPIO_RGPIO_INTS         3'h7    // Address 0x1c
 
 
//
//
// Default values for unimplemented GPIO registers
// Default values for unimplemented GPIO registers
//
//
`define GPIO_DEF_RGPIO_IN       `GPIO_IOS'h0
`define GPIO_DEF_RGPIO_IN       `GPIO_IOS'h0
Line 197... Line 201...
// bit 0 to bit 3 in the following order: ECLK, NEC, INTE, INT
// bit 0 to bit 3 in the following order: ECLK, NEC, INTE, INT
//
//
`define GPIO_RGPIO_CTRL_ECLK            0
`define GPIO_RGPIO_CTRL_ECLK            0
`define GPIO_RGPIO_CTRL_NEC             1
`define GPIO_RGPIO_CTRL_NEC             1
`define GPIO_RGPIO_CTRL_INTE            2
`define GPIO_RGPIO_CTRL_INTE            2
`define GPIO_RGPIO_CTRL_INT             3
`define GPIO_RGPIO_CTRL_INTS            3
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.