OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [doc/] [TSU MEMORY MAP.csv] - Diff between revs 39 and 43

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 39 Rev 43
Line 4... Line 4...
 
 
       TSU_RXCTRL, 0x00000040, 31: 2,                 NULL, R/W,            ,       0,
       TSU_RXCTRL, 0x00000040, 31: 2,                 NULL, R/W,            ,       0,
                 ,           ,     1,        TSU_SET_RXRST, R/W,            ,       0,
                 ,           ,     1,        TSU_SET_RXRST, R/W,            ,       0,
                 ,           ,     0,        TSU_GET_RXQUE, R/W,            ,       0,
                 ,           ,     0,        TSU_GET_RXQUE, R/W,            ,       0,
 
 
 TSU_RXQUE_STATUS, 0x00000044, 31: 8,                 NULL, R/W,            ,       0,
 TSU_RXQUE_STATUS, 0x00000044, 31:24,      TSU_SET_RXMSGID, R/W,            ,       0,
 
                 ,           , 23: 8,                 NULL, R/W,            ,       0,
                 ,           ,  7: 0,     TSU_RXQUE_NUMBER, R/W,            ,       0,
                 ,           ,  7: 0,     TSU_RXQUE_NUMBER, R/W,            ,       0,
 
 
    TSU_NULL_0x48, 0x00000048, 31: 0,                 NULL, R/W,            ,       0,
    TSU_NULL_0x48, 0x00000048, 31: 0,                 NULL, R/W,            ,       0,
 
 
    TSU_NULL_0x4C, 0x0000004C, 31: 0,                 NULL, R/W,            ,       0,
    TSU_NULL_0x4C, 0x0000004C, 31: 0,                 NULL, R/W,            ,       0,
Line 27... Line 28...
 
 
       TSU_TXCTRL, 0x00000060, 31: 2,                 NULL, R/W,            ,       0,
       TSU_TXCTRL, 0x00000060, 31: 2,                 NULL, R/W,            ,       0,
                 ,           ,     1,        TSU_SET_TXRST, R/W,            ,       0,
                 ,           ,     1,        TSU_SET_TXRST, R/W,            ,       0,
                 ,           ,     0,        TSU_GET_TXQUE, R/W,            ,       0,
                 ,           ,     0,        TSU_GET_TXQUE, R/W,            ,       0,
 
 
 TSU_TXQUE_STATUS, 0x00000064, 31: 8,                 NULL, R/W,            ,       0,
 TSU_TXQUE_STATUS, 0x00000064, 31:24,      TSU_SET_TXMSGID, R/W,            ,       0,
 
                 ,           , 23: 8,                 NULL, R/W,            ,       0,
                 ,           ,  7: 0,     TSU_TXQUE_NUMBER, R/W,            ,       0,
                 ,           ,  7: 0,     TSU_TXQUE_NUMBER, R/W,            ,       0,
 
 
    TSU_NULL_0x68, 0x00000068, 31: 0,                 NULL, R/W,            ,       0,
    TSU_NULL_0x68, 0x00000068, 31: 0,                 NULL, R/W,            ,       0,
 
 
    TSU_NULL_0x6C, 0x0000006C, 31: 0,                 NULL, R/W,            ,       0,
    TSU_NULL_0x6C, 0x0000006C, 31: 0,                 NULL, R/W,            ,       0,

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.