URL
https://opencores.org/ocsvn/ha1588/ha1588/trunk
Show entire file |
Details |
Blame |
View Log
Rev 66 |
Rev 68 |
Line 8... |
Line 8... |
##
|
##
|
###############################################################################
|
###############################################################################
|
|
|
# Global `define
|
# Global `define
|
vlgincdir ha1588_axi_v1_00_a ./hdl/verilog/
|
vlgincdir ha1588_axi_v1_00_a ./hdl/verilog/
|
|
vlgincdir ha1588_axi_v1_00_a ./hdl/verilog/../../../../../../../par/xilinx/ip
|
|
|
# Design files
|
# Design files
|
|
lib ha1588_axi_v1_00_a ../../../../../../../par/xilinx/ip/dcfifo_128b_16.v verilog
|
|
lib ha1588_axi_v1_00_a ha1588_axi.v verilog
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/top/ha1588.v verilog
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/top/ha1588.v verilog
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/reg/reg.v verilog
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/reg/reg.v verilog
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/rtc/rtc.v verilog
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/rtc/rtc.v verilog
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/tsu/tsu.v verilog
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/tsu/tsu.v verilog
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/tsu/ptp_parser.v verilog
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/tsu/ptp_parser.v verilog
|
|
lib ha1588_axi_v1_00_a ../../../../../../../rtl/tsu/ptp_queue.v verilog
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.