OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [rtl/] [reg/] [reg.v] - Diff between revs 39 and 43

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 39 Rev 43
Line 44... Line 44...
  input  [47:0] time_reg_sec_in,
  input  [47:0] time_reg_sec_in,
  // rx tsu interface
  // rx tsu interface
  output         rx_q_rst_out,
  output         rx_q_rst_out,
  output         rx_q_rd_clk_out,
  output         rx_q_rd_clk_out,
  output         rx_q_rd_en_out,
  output         rx_q_rd_en_out,
 
  output [  7:0] rx_q_ptp_msgid_mask_out,
  input  [  7:0] rx_q_stat_in,
  input  [  7:0] rx_q_stat_in,
  input  [127:0] rx_q_data_in,
  input  [127:0] rx_q_data_in,
  // tx tsu interface
  // tx tsu interface
  output         tx_q_rst_out,
  output         tx_q_rst_out,
  output         tx_q_rd_clk_out,
  output         tx_q_rd_clk_out,
  output         tx_q_rd_en_out,
  output         tx_q_rd_en_out,
 
  output [  7:0] tx_q_ptp_msgid_mask_out,
  input  [  7:0] tx_q_stat_in,
  input  [  7:0] tx_q_stat_in,
  input  [127:0] tx_q_data_in
  input  [127:0] tx_q_data_in
);
);
 
 
parameter const_00 = 8'h00;
parameter const_00 = 8'h00;
Line 264... Line 266...
//wire       = reg_40[ 4];
//wire       = reg_40[ 4];
//wire       = reg_40[ 3];
//wire       = reg_40[ 3];
//wire       = reg_40[ 2];
//wire       = reg_40[ 2];
wire rxq_rst = reg_40[ 1];
wire rxq_rst = reg_40[ 1];
wire rxqu_rd = reg_40[ 0];
wire rxqu_rd = reg_40[ 0];
 
assign rx_q_ptp_msgid_mask_out [7:0] = reg_44[31:24];
 
 
// register mapping: TSU TX
// register mapping: TSU TX
//wire       = reg_60[ 7];
//wire       = reg_60[ 7];
//wire       = reg_60[ 6];
//wire       = reg_60[ 6];
//wire       = reg_60[ 5];
//wire       = reg_60[ 5];
//wire       = reg_60[ 4];
//wire       = reg_60[ 4];
//wire       = reg_60[ 3];
//wire       = reg_60[ 3];
//wire       = reg_60[ 2];
//wire       = reg_60[ 2];
wire txq_rst = reg_60[ 1];
wire txq_rst = reg_60[ 1];
wire txqu_rd = reg_60[ 0];
wire txqu_rd = reg_60[ 0];
// TODO: add configurable PTP Event msgID value mask
assign tx_q_ptp_msgid_mask_out [7:0] = reg_64[31:24];
// TODO: add configurable VLANTPID values
// TODO: add configurable VLANTPID values
 
 
// real time clock
// real time clock
reg rtc_rst_s1, rtc_rst_s2, rtc_rst_s3;
reg rtc_rst_s1, rtc_rst_s2, rtc_rst_s3;
assign rtc_rst_out = rtc_rst_s2 && !rtc_rst_s3;
assign rtc_rst_out = rtc_rst_s2 && !rtc_rst_s3;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.