URL
https://opencores.org/ocsvn/ha1588/ha1588/trunk
[/] [ha1588/] [trunk/] [rtl/] [top/] [ha1588.v] - Diff between revs 43 and 48
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 43 |
Rev 48 |
| Line 41... |
Line 41... |
input tx_gmii_clk,
|
input tx_gmii_clk,
|
input tx_gmii_ctrl,
|
input tx_gmii_ctrl,
|
input [7:0] tx_gmii_data
|
input [7:0] tx_gmii_data
|
);
|
);
|
|
|
|
parameter addr_is_in_word = 0;
|
|
wire [ 5: 0] word_addr_in;
|
|
wire [ 7: 0] byte_addr_in;
|
|
generate
|
|
if (addr_is_in_word)
|
|
assign word_addr_in = addr_in[ 5: 0];
|
|
else
|
|
assign word_addr_in = addr_in[ 7: 2];
|
|
endgenerate
|
|
assign byte_addr_in = {word_addr_in, 2'b00};
|
|
|
wire rtc_rst;
|
wire rtc_rst;
|
wire rtc_time_ld, rtc_period_ld, rtc_adj_ld, adj_ld_done;
|
wire rtc_time_ld, rtc_period_ld, rtc_adj_ld, adj_ld_done;
|
wire [37:0] rtc_time_reg_ns;
|
wire [37:0] rtc_time_reg_ns;
|
wire [47:0] rtc_time_reg_sec;
|
wire [47:0] rtc_time_reg_sec;
|
wire [39:0] rtc_period;
|
wire [39:0] rtc_period;
|
| Line 69... |
Line 80... |
(
|
(
|
.rst(rst),
|
.rst(rst),
|
.clk(clk),
|
.clk(clk),
|
.wr_in(wr_in),
|
.wr_in(wr_in),
|
.rd_in(rd_in),
|
.rd_in(rd_in),
|
.addr_in(addr_in),
|
.addr_in(byte_addr_in),
|
.data_in(data_in),
|
.data_in(data_in),
|
.data_out(data_out),
|
.data_out(data_out),
|
.rtc_clk_in(rtc_clk),
|
.rtc_clk_in(rtc_clk),
|
.rtc_rst_out(rtc_rst),
|
.rtc_rst_out(rtc_rst),
|
.time_ld_out(rtc_time_ld),
|
.time_ld_out(rtc_time_ld),
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.