URL
https://opencores.org/ocsvn/ha1588/ha1588/trunk
[/] [ha1588/] [trunk/] [rtl/] [tsu/] [tsu.v] - Diff between revs 54 and 68
Show entire file |
Details |
Blame |
View Log
Rev 54 |
Rev 68 |
Line 347... |
Line 347... |
wire q_wr_clk = gmii_clk;
|
wire q_wr_clk = gmii_clk;
|
wire q_wr_en = ptp_found && int_eop_d1;
|
wire q_wr_en = ptp_found && int_eop_d1;
|
wire [127:0] q_wr_data = {16'd0, tsu_time_stamp, ptp_infor}; // 16+80+32 bit
|
wire [127:0] q_wr_data = {16'd0, tsu_time_stamp, ptp_infor}; // 16+80+32 bit
|
wire [3:0] q_wrusedw;
|
wire [3:0] q_wrusedw;
|
wire [3:0] q_rdusedw;
|
wire [3:0] q_rdusedw;
|
|
wire q_wr_full;
|
|
wire q_rd_empty;
|
|
|
ptp_queue queue(
|
ptp_queue queue(
|
.aclr(q_rst),
|
.aclr(q_rst),
|
|
|
.wrclk(q_wr_clk),
|
.wrclk(q_wr_clk),
|
.wrreq(q_wr_en && q_wrusedw<15), // write with overflow protection
|
.wrreq(q_wr_en && !q_wr_full), // write with overflow protection
|
.data(q_wr_data),
|
.data(q_wr_data),
|
|
.wrfull(q_wr_full),
|
.wrusedw(q_wrusedw),
|
.wrusedw(q_wrusedw),
|
|
|
.rdclk(q_rd_clk),
|
.rdclk(q_rd_clk),
|
.rdreq(q_rd_en && q_rdusedw>0 ), // read with underflow protection
|
.rdreq(q_rd_en && !q_rd_empty), // read with underflow protection
|
.q(q_rd_data),
|
.q(q_rd_data),
|
|
.rdempty(q_rd_empty),
|
.rdusedw(q_rdusedw)
|
.rdusedw(q_rdusedw)
|
);
|
);
|
|
|
assign q_rd_stat = {4'd0, q_rdusedw};
|
assign q_rd_stat = {4'd0, q_rdusedw};
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.