URL
https://opencores.org/ocsvn/ha1588/ha1588/trunk
[/] [ha1588/] [trunk/] [sim/] [rtc/] [rtc_timer_tb.v] - Diff between revs 42 and 47
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 42 |
Rev 47 |
Line 128... |
Line 128... |
|
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
// fine tune time difference by 0
|
// fine tune time difference by 0
|
adj_ld = 1'b1;
|
adj_ld = 1'b1;
|
adj_ld_data = 32'd100;
|
adj_ld_data = 32'd100;
|
period_adj[39:32] = 8'hfb; // ns // negative change
|
period_adj[39:32] = 8'hfb; // ns // -5 negative change
|
|
period_adj[31: 0] = 32'h00000000; // ns fraction
|
|
@(posedge clk);
|
|
adj_ld = 1'b0;
|
|
|
|
for (i=0; i<300; i=i+1) @(posedge clk);
|
|
|
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
|
// fine tune time difference by 0
|
|
adj_ld = 1'b1;
|
|
adj_ld_data = 32'd100;
|
|
period_adj[39:32] = 8'hf0; // ns // -16 negative change
|
period_adj[31: 0] = 32'h00000000; // ns fraction
|
period_adj[31: 0] = 32'h00000000; // ns fraction
|
@(posedge clk);
|
@(posedge clk);
|
adj_ld = 1'b0;
|
adj_ld = 1'b0;
|
|
|
for (i=0; i<300; i=i+1) @(posedge clk);
|
for (i=0; i<300; i=i+1) @(posedge clk);
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.