OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [sim/] [tsu/] [tsu_queue_tb.v] - Diff between revs 36 and 37

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 36 Rev 37
Line 1... Line 1...
/*
/*
 * $tsu_queue_tb.v
 * $tsu_queue_tb.v
 *
 *
 * Copyright (c) 2012, BBY&HW. All rights reserved.
 * Copyright (c) 2012, BABY&HW. All rights reserved.
 *
 *
 * This library is free software; you can redistribute it and/or
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * License as published by the Free Software Foundation; either
 * version 2.1 of the License, or (at your option) any later version.
 * version 2.1 of the License, or (at your option) any later version.
Line 33... Line 33...
reg         rtc_timer_clk;
reg         rtc_timer_clk;
reg  [79:0] rtc_timer_in;
reg  [79:0] rtc_timer_in;
reg         q_rd_clk;
reg         q_rd_clk;
reg         q_rd_en;
reg         q_rd_en;
wire [ 7:0] q_rd_stat;
wire [ 7:0] q_rd_stat;
wire [63:0] q_rd_data;
wire [127:0] q_rd_data;
 
 
initial begin
initial begin
  // emulate the hardware behavior when power-up
  // emulate the hardware behavior when power-up
  DUT_RX.ts_ack = 1'b0;
  DUT_RX.ts_ack = 1'b0;
  DUT_TX.ts_ack = 1'b0;
  DUT_TX.ts_ack = 1'b0;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.