OpenCores
URL https://opencores.org/ocsvn/hf-risc/hf-risc/trunk

Subversion Repositories hf-risc

[/] [hf-risc/] [trunk/] [hf-riscv/] [platform/] [spartan3_starterkit/] [spartan3_SRAM.ucf] - Diff between revs 15 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 15 Rev 18
Line 6... Line 6...
NET "reset_in" CLOCK_DEDICATED_ROUTE = FALSE;
NET "reset_in" CLOCK_DEDICATED_ROUTE = FALSE;
 
 
NET "uart_write" LOC = "R13";   #RX
NET "uart_write" LOC = "R13";   #RX
NET "uart_read" LOC = "T13";    #TX
NET "uart_read" LOC = "T13";    #TX
 
 
 
NET "extio_in<0>" LOC = "C5";
 
NET "extio_in<1>" LOC = "C6";
 
NET "extio_in<2>" LOC = "C7";
 
NET "extio_in<3>" LOC = "C8";
 
NET "extio_in<4>" LOC = "C9";
 
NET "extio_in<5>" LOC = "A3";
 
NET "extio_in<6>" LOC = "A4";
 
NET "extio_in<7>" LOC = "A5";
 
 
 
NET "extio_out<0>" LOC = "D5";
 
NET "extio_out<1>" LOC = "D6";
 
NET "extio_out<2>" LOC = "E7";
 
NET "extio_out<3>" LOC = "D7";
 
NET "extio_out<4>" LOC = "D8";
 
NET "extio_out<5>" LOC = "D10";
 
NET "extio_out<6>" LOC = "B4";
 
NET "extio_out<7>" LOC = "B5";
 
 
NET "ram_address<2>" LOC = "L5";
NET "ram_address<2>" LOC = "L5";
NET "ram_address<3>" LOC = "N3";
NET "ram_address<3>" LOC = "N3";
NET "ram_address<4>" LOC = "M4";
NET "ram_address<4>" LOC = "M4";
NET "ram_address<5>" LOC = "M3";
NET "ram_address<5>" LOC = "M3";
NET "ram_address<6>" LOC = "L4";
NET "ram_address<6>" LOC = "L4";

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.