URL
https://opencores.org/ocsvn/i2c_to_wb/i2c_to_wb/trunk
[/] [i2c_to_wb/] [trunk/] [sim/] [models/] [wb_slave_model.v] - Diff between revs 4 and 5
Show entire file |
Details |
Blame |
View Log
Rev 4 |
Rev 5 |
Line 23... |
Line 23... |
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
|
|
|
|
`timescale 1ns/10ps
|
`timescale 1ns/10ps
|
|
|
|
|
module wb_slave_model( clk_i, rst_i, dat_o, dat_i, adr_i,
|
module wb_slave_model( clk_i, rst_i, dat_o, dat_i, adr_i,
|
cyc_i, stb_i, we_i, sel_i,
|
cyc_i, stb_i, we_i, sel_i,
|
Line 158... |
Line 157... |
assign err_o = 1'b0;
|
assign err_o = 1'b0;
|
assign rty_o = 1'b0;
|
assign rty_o = 1'b0;
|
|
|
|
|
endmodule
|
endmodule
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.