URL
https://opencores.org/ocsvn/i2s_interface/i2s_interface/trunk
[/] [i2s_interface/] [trunk/] [rtl/] [vhdl/] [tx_i2s_wbd.vhd] - Diff between revs 26 and 29
Show entire file |
Details |
Blame |
View Log
| Rev 26 |
Rev 29 |
| Line 179... |
Line 179... |
intmask_wr <= '1' when wb_adr_i(3 downto 0) = REG_TXINTMASK and iwr = '1'
|
intmask_wr <= '1' when wb_adr_i(3 downto 0) = REG_TXINTMASK and iwr = '1'
|
and wb_adr_i(ADDR_WIDTH - 1) = '0' else '0';
|
and wb_adr_i(ADDR_WIDTH - 1) = '0' else '0';
|
intstat_rd <= '1' when wb_adr_i(3 downto 0) = REG_TXINTSTAT and ird = '1'
|
intstat_rd <= '1' when wb_adr_i(3 downto 0) = REG_TXINTSTAT and ird = '1'
|
and wb_adr_i(ADDR_WIDTH - 1) = '0' else '0';
|
and wb_adr_i(ADDR_WIDTH - 1) = '0' else '0';
|
intstat_wr <= '1' when wb_adr_i(3 downto 0) = REG_TXINTSTAT and iwr = '1'
|
intstat_wr <= '1' when wb_adr_i(3 downto 0) = REG_TXINTSTAT and iwr = '1'
|
else '0';
|
and wb_adr_i(ADDR_WIDTH - 1) = '0' else '0';
|
mem_wr <= '1' when wb_adr_i(ADDR_WIDTH - 1) = '1' and iwr = '1' else '0';
|
mem_wr <= '1' when wb_adr_i(ADDR_WIDTH - 1) = '1' and iwr = '1' else '0';
|
|
|
end rtl;
|
end rtl;
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.