OpenCores
URL https://opencores.org/ocsvn/i650/i650/trunk

Subversion Repositories i650

[/] [i650/] [trunk/] [rtl/] [checking.v] - Diff between revs 19 and 20

Show entire file | Details | Blame | View Log

Rev 19 Rev 20
Line 33... Line 33...
   input [0:6] biq,
   input [0:6] biq,
   output invalid
   output invalid
   );
   );
 
 
   //-----------------------------------------------------------------------------
   //-----------------------------------------------------------------------------
   // . 
   // Validate bi-quinary digit. 
   //-----------------------------------------------------------------------------
   //-----------------------------------------------------------------------------
   wire q0_or_q1 = biq[`biq_q0] | biq[`biq_q1];
   wire q0_or_q1 = biq[`biq_q0] | biq[`biq_q1];
   wire q2_or_q3_or_q4 = biq[`biq_q2] | biq[`biq_q3] | biq[`biq_q4];
   wire q2_or_q3_or_q4 = biq[`biq_q2] | biq[`biq_q3] | biq[`biq_q4];
   wire b0_or_b5 = biq[`biq_b0] | biq[`biq_b5];
   wire b0_or_b5 = biq[`biq_b0] | biq[`biq_b5];
   wire q0_and_q1 = biq[`biq_q0] & biq[`biq_q1];
   wire q0_and_q1 = biq[`biq_q0] & biq[`biq_q1];
Line 69... Line 69...
   wire acc_invalid, prog_invalid, dist_invalid;
   wire acc_invalid, prog_invalid, dist_invalid;
   biq_check bc1 (acc_ontime, acc_invalid);
   biq_check bc1 (acc_ontime, acc_invalid);
   biq_check bc2 (prog_ontime, prog_invalid);
   biq_check bc2 (prog_ontime, prog_invalid);
   biq_check bc3 (dist_ontime, dist_invalid);
   biq_check bc3 (dist_ontime, dist_invalid);
   assign error_stop = tlu_or_zero_check | acc_error | prog_error | dist_error;
   assign error_stop = tlu_or_zero_check | acc_error | prog_error | dist_error;
 
   assign acc_check_light = acc_error;
 
   assign prog_check_light = prog_error;
 
   assign dist_check_light = dist_error;
 
 
   always @(posedge bp)
   always @(posedge bp)
      if (rst) begin
      if (rst) begin
         acc_error <= 0;
         acc_error <= 0;
         prog_error <= 0;
         prog_error <= 0;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.