| Line 47... |
Line 47... |
output reg console_to_addr, acc_ri_console,
|
output reg console_to_addr, acc_ri_console,
|
output reg[0:14] gs_ram_addr,
|
output reg[0:14] gs_ram_addr,
|
output reg read_gs, write_gs,
|
output reg read_gs, write_gs,
|
output reg pgm_start, pgm_stop, err_reset, err_sense_reset,
|
output reg pgm_start, pgm_stop, err_reset, err_sense_reset,
|
output run_control, half_or_pgm_stop, ri_storage, ro_storage,
|
output run_control, half_or_pgm_stop, ri_storage, ro_storage,
|
storage_control,
|
storage_control, err_restart_sw, ovflw_stop_sw, ovflw_sense_sw,
|
output reg man_pgm_reset, man_acc_reset, hard_reset,
|
output reg man_pgm_reset, man_acc_reset, hard_reset,
|
output set_8000, reset_8000,
|
output set_8000, reset_8000,
|
|
|
output reg[0:6] cmd_digit_out,
|
output reg[0:6] cmd_digit_out,
|
output reg busy, digit_ready, restart_reset_busy,
|
output reg busy, digit_ready, restart_reset_busy,
|
| Line 78... |
Line 78... |
: (disp_sw_dist | disp_sw_ri | disp_sw_ro)? dist_ontime
|
: (disp_sw_dist | disp_sw_ri | disp_sw_ro)? dist_ontime
|
: disp_sw_pgm? prog_ontime
|
: disp_sw_pgm? prog_ontime
|
: `biq_blank;
|
: `biq_blank;
|
assign set_8000 = man_pgm_reset & (ctl_sw_addr_stop | ctl_sw_run);
|
assign set_8000 = man_pgm_reset & (ctl_sw_addr_stop | ctl_sw_run);
|
assign reset_8000 = man_pgm_reset & ctl_sw_manual;
|
assign reset_8000 = man_pgm_reset & ctl_sw_manual;
|
|
assign err_restart_sw = err_sw_sense;
|
|
assign ovflw_stop_sw = ovflw_sw_stop;
|
|
assign ovflw_sense_sw = ovflw_sw_sense;
|
|
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
// Calculate the RAM address of the general storage word at address gs_addr_.
|
// Calculate the RAM address of the general storage word at address gs_addr_.
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
reg [0:6] gs_addr_th, gs_addr_h, gs_addr_t, gs_addr_u;
|
reg [0:6] gs_addr_th, gs_addr_h, gs_addr_t, gs_addr_u;
|
