OpenCores
URL https://opencores.org/ocsvn/i650/i650/trunk

Subversion Repositories i650

[/] [i650/] [trunk/] [rtl/] [translators.v] - Diff between revs 21 and 22

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 21 Rev 22
Line 34... Line 34...
    input ri_gs, ri_bs, ri_console,
    input ri_gs, ri_bs, ri_console,
    input n800x, console_read_gs,
    input n800x, console_read_gs,
    input [0:4] gs_out,
    input [0:4] gs_out,
         output gs_write,
         output gs_write,
    output [0:4] gs_in,
    output [0:4] gs_in,
    output reg[0:6] gs_biq_out
    output [0:6] gs_biq_out
    );
    );
 
 
        reg [0:6] sel_in7;
   wire [0:6] sel_in7;
        wire [0:6] sel_out7;
        wire [0:6] sel_out7;
        xlate7to5 x75 (sel_in7, gs_in);
        xlate7to5 x75 (sel_in7, gs_in);
        xlate5to7 x57 (gs_out, sel_out7);
        xlate5to7 x57 (gs_out, sel_out7);
 
 
        assign gs_write = ri_gs | ri_bs | ri_console;
        assign gs_write = ri_gs | ri_bs | ri_console;
 
 
        always @(*) begin
   assign sel_in7 = ri_console? console_out
                sel_in7 = ri_console? console_out
 
              : ri_gs? dist_early_out
              : ri_gs? dist_early_out
              : ri_bs? bs_out
              : ri_bs? bs_out
              : `biq_blank;
              : `biq_blank;
                gs_biq_out = (n800x | console_read_gs)? sel_out7 : `biq_blank;
   assign gs_biq_out = (n800x | console_read_gs)? sel_out7 : `biq_blank;
        end;
 
 
 
endmodule
endmodule
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.