URL
https://opencores.org/ocsvn/iicmb/iicmb/trunk
[/] [iicmb/] [trunk/] [src_tb/] [iicmb_m_wb_tb.vhd] - Diff between revs 2 and 4
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 4 |
| Line 127... |
Line 127... |
|
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
component i2c_slave_model is
|
component i2c_slave_model is
|
generic
|
generic
|
(
|
(
|
i2c_adr : std_logic_vector(6 downto 0)
|
I2C_ADR : integer
|
);
|
);
|
port
|
port
|
(
|
(
|
scl : inout std_logic;
|
scl : inout std_logic;
|
sda : inout std_logic
|
sda : inout std_logic
|
| Line 429... |
Line 429... |
|
|
----------------------------------------------------------------------------
|
----------------------------------------------------------------------------
|
i2c_slave_model_inst0 : i2c_slave_model
|
i2c_slave_model_inst0 : i2c_slave_model
|
generic map
|
generic map
|
(
|
(
|
i2c_adr => get_slave_addr(i)
|
I2C_ADR => to_integer(unsigned(get_slave_addr(i)))
|
)
|
)
|
port map
|
port map
|
(
|
(
|
scl => scl(i),
|
scl => scl(i),
|
sda => sda(i)
|
sda => sda(i)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.