OpenCores
URL https://opencores.org/ocsvn/instruction_list_pipelined_processor_with_peripherals/instruction_list_pipelined_processor_with_peripherals/trunk

Subversion Repositories instruction_list_pipelined_processor_with_peripherals

[/] [instruction_list_pipelined_processor_with_peripherals/] [trunk/] [hdl/] [alu.v] - Diff between revs 7 and 8

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 7 Rev 8
Line 70... Line 70...
                                                                aluOutput = op1;
                                                                aluOutput = op1;
                                                                end
                                                                end
 
 
                                default         :       begin
                                default         :       begin
                                                                aluOutput = 16'b0;
                                                                aluOutput = 16'b0;
                                                                $write ("Unknown operation. \nmodule : ALU");
                                                                $write ("\nUnknown operation. \tmodule : ALU");
                                                                end
                                                                end
                                endcase
                                endcase
 
 
                        end
                        end
                        else
                        else

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.