OpenCores
URL https://opencores.org/ocsvn/instruction_list_pipelined_processor_with_peripherals/instruction_list_pipelined_processor_with_peripherals/trunk

Subversion Repositories instruction_list_pipelined_processor_with_peripherals

[/] [instruction_list_pipelined_processor_with_peripherals/] [trunk/] [hdl/] [counter_all.v] - Diff between revs 3 and 7

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 7
Line 10... Line 10... 
        input [`tcTypeLen-1:0] type;
 
        input [`tcTypeLen-1:0] type;
 
 
 
 
 
        output DN, CU, CD;
 
        output DN, CU, CD;
 
        output [`tcAccLen-1:0] ACC;
 
        output [`tcAccLen-1:0] ACC;
 
 
 
 
 
        reg DN, CU, CD;
 
        reg DN = 0, CU = 0, CD = 0;
 
        reg [`tcAccLen-1:0] ACC;
 
        reg [`tcAccLen-1:0] ACC = 0;
 
 
 
 
 
        reg [`tcTypeLen-1:0] CounterType;
 
        reg [`tcTypeLen-1:0] CounterType;
 
        reg [`tcTypeLen-1:0] typeNext;
 
        reg [`tcTypeLen-1:0] typeNext;
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.