OpenCores
URL https://opencores.org/ocsvn/instruction_list_pipelined_processor_with_peripherals/instruction_list_pipelined_processor_with_peripherals/trunk

Subversion Repositories instruction_list_pipelined_processor_with_peripherals

[/] [instruction_list_pipelined_processor_with_peripherals/] [trunk/] [hdl/] [defines.v] - Diff between revs 10 and 12

Show entire file | Details | Blame | View Log

Rev 10 Rev 12
Line 74... Line 74...
`define         LdTC                                    `instOpCodeLen'b10100
`define         LdTC                                    `instOpCodeLen'b10100
`define         LdACC                                   `instOpCodeLen'b10101
`define         LdACC                                   `instOpCodeLen'b10101
`define         UARTrd                          `instOpCodeLen'b10110
`define         UARTrd                          `instOpCodeLen'b10110
`define         UARTwr                          `instOpCodeLen'b10111
`define         UARTwr                          `instOpCodeLen'b10111
`define         UARTstat                                `instOpCodeLen'b11000
`define         UARTstat                                `instOpCodeLen'b11000
`define         SPIxFER                         `instOpCodeLen'b11001
//`define               SPIxFER                         `instOpCodeLen'b11001
`define         SPIstat                         `instOpCodeLen'b11010
//`define               SPIstat                         `instOpCodeLen'b11010
`define         SPIwBUF                         `instOpCodeLen'b11011
//`define               SPIwBUF                         `instOpCodeLen'b11011
`define         SPIrBUF                         `instOpCodeLen'b11100
//`define               SPIrBUF                         `instOpCodeLen'b11100
 
 
// alu opcodes
// alu opcodes
`define         aluOpcodeLen            4
`define         aluOpcodeLen            4
`define         AND_alu                         `aluOpcodeLen'b0
`define         AND_alu                         `aluOpcodeLen'b0
`define         OR_alu                          `aluOpcodeLen'b1
`define         OR_alu                          `aluOpcodeLen'b1
Line 120... Line 120...
`define         accMuxSelAluOut         `accMuxSelLen'b1
`define         accMuxSelAluOut         `accMuxSelLen'b1
`define         accMuxSelTcLoad         `accMuxSelLen'b10
`define         accMuxSelTcLoad         `accMuxSelLen'b10
`define         accMuxSelTcAcc                  `accMuxSelLen'b11
`define         accMuxSelTcAcc                  `accMuxSelLen'b11
`define         accMuxSelUartData               `accMuxSelLen'b100
`define         accMuxSelUartData               `accMuxSelLen'b100
`define         accMuxSelUartStat               `accMuxSelLen'b101
`define         accMuxSelUartStat               `accMuxSelLen'b101
`define         accMuxSelSpiStat                `accMuxSelLen'b110
 
`define         accMuxSelSpiBuf         `accMuxSelLen'b111
 
 
 
// operand2 multiplexer
// operand2 multiplexer
`define         op2MuxSelLen                    4               // 2^4 = 16 selections available for op2
`define         op2MuxSelLen                    4               // 2^4 = 16 selections available for op2
`define         op2MuxSelInput                  `op2MuxSelLen'b0
`define         op2MuxSelInput                  `op2MuxSelLen'b0
`define         op2MuxSelOutput         `op2MuxSelLen'b1
`define         op2MuxSelOutput         `op2MuxSelLen'b1
Line 138... Line 136...
//-----------------------------------------------------------------------------------------------------
//-----------------------------------------------------------------------------------------------------
 
 
// peripheral defines
// peripheral defines
`define         timerAndCounter_peripheral
`define         timerAndCounter_peripheral
`define         UART_peripheral
`define         UART_peripheral
`define         SPI_peripheral
 
 
 
 
 
//-----------------------------------------------------------------------------------------------------
//-----------------------------------------------------------------------------------------------------
 
 
// Timer-Counter
// Timer-Counter

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.