OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [files.txt] - Diff between revs 42 and 231

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 42 Rev 231
Line 7... Line 7...
 
 
 
 
 
 
./doc                       Documentation
./doc                       Documentation
================================================================================
================================================================================
ion_project.txt             Provisional documentation in plain ascii.
ion_project.pdf             Project documentation (built with LaTeX).
 
./doc/src/*                 LaTeX source files, including images.
 
 
 
 
 
 
./src                       C and assembler sources for some tests and demos
./src                       C and assembler sources for some tests and demos
================================================================================
================================================================================
readme.txt                  Short usage instructions for the code samples
readme.txt                  Short usage instructions for the code samples
bin2hdl.py                  Python script that builds vhdl tables from bin files
bin2hdl.py                  Python script that builds vhdl tables from bin files
 
                            (no longer used)
ion_noxram.lds              Load script for default bare system configuration
ion_noxram.lds              Load script for default bare system configuration
mips_mpu_template.vhdl      Template for mpu system used in hardware demo
mips_mpu_template.vhdl      Template for mpu system, no longer used.
mips_tb1_template.vhdl      Template for simulation test bench (main template)
mips_tb1_template.vhdl      Template for simulation, no longer used.
mips_tb0_template.vhdl      Template for sim. test bench (single memory block)
mips_tb0_template.vhdl      Template for sim. test bench (single memory block)
mips_tb2_template.vhdl      Template for sim. test bench (dummy cache)
mips_tb2_template.vhdl      Template for sim. test bench, no longer used.
 
 
./src/common                Source files common to all samples
./src/common                Source files common to all samples
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
makefile                    Makefile included from all other makefiles
makefile                    Makefile included from all other makefiles.
boot.s                      Startup code
bootstrap.s                 Reset code (cache initialization, etc.)
plasma.h                    System definitions (lifted from Plasma project)
opcode_emu.s                MIPS-32 opcode emulation (optional).
rtos.h                      More system definitions (lifted from Plasma project)
c_startup.s                 C startup code.
math.c                      Floating point & mul/div replacement functions
libsoc/                     Minimalistic libc replacement.
no_os.c                     Replacement for some common libc functions
 
 
./src/opcodes               Simple opcode tester for simulation only.
./src/opcodes
./src/hello                 Hello World sample.
--------------------------------------------------------------------------------
./src/memtest               Simple memory tester.
makefile                    Makefile
./src/adventure             Adventure classic.
opcodes.s                   Opcode test source file
 
readme.txt                  Instructions
 
 
 
 
 
./src/hello                 Hello World sample
 
--------------------------------------------------------------------------------
 
makefile                    Makefile
 
hello.c                     Prints a welcome message on a terminal
 
readme.txt                  Instructions
 
 
 
 
 
 
 
./vhdl                      VHDL sources
./vhdl                      VHDL sources
================================================================================
================================================================================
mips_pkg.vhdl               Package with declarations common to all modules
mips_pkg.vhdl               Package with declarations common to all modules
mips_cpu.vhdl               Main CPU core module (excludes caches)
mips_cpu.vhdl               Main CPU core module (excludes caches)
mips_shifter.vhdl           Barrel shifter module
mips_shifter.vhdl           Barrel shifter module
mips_alu.vhdl               ALU module
mips_alu.vhdl               ALU module
mips_mult.vhdl              Multiplier/divider mudule (from Plasma)
mips_mult.vhdl              Multiplier/divider mudule (from Plasma)
mips_cache_stub.vhdl        'Stub', empty cache module
mips_cache.vhdl             Cache + memory controller module.
 
mips_cache_stub.vhdl        'Stub', empty cache module, no longer used.
 
mips_sdram_controller.vhdl  SDRAM controller, yet to be used.
 
 
 
./vhdl/SoC                  Source files for ION SoC module
 
--------------------------------------------------------------------------------
 
mips_soc.vhdl               SoC built around the ION core.
 
uart.vhdl                   Hardwired UART.
 
bootstrap_code_pkg.vhdl     Pack. with bootstrap code (dynamically generated).
 
 
 
 
./vhdl/tb                   VHDL source for simulation test bench
./vhdl/tb                   VHDL source for simulation test bench
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
txt_util.vhdl               Utility functions for string handling
txt_util.vhdl               Utility functions for string handling
mips_tb1.vhdl               Simulation test bench (see ./doc/ion_project.txt)
mips_tb.vhdl                Simulation test bench (see project doc)
mips_tb2.vhdl               Simulation test bench (see ./doc/ion_project.txt)
mips_tb_pkg.vhdl            Simulation utility package, including logger.
 
sim_params_pkg.vhdl         Simulation parameters & code (generated dynamically)
 
 
./vhdl/demo                 Source files for hardware demo on DE-1 board
./vhdl/demo                 Source files for hardware demo on DE-1 board
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
c2sb_demo.csv               Assignments file to be imported from Altera IDE
c2sb_demo.csv               Assignments file to be imported from Altera IDE
c2sb_demo.vhdl              Top level source of demo
c2sb_demo.vhdl              Top level source of demo
mips_mpu.vhdl               Basic MPU system (see ./doc/ion.project.txt)
 
rx232_rx.vhdl               Barebones UART module for RX
 
rx232_tx.vhdl               Barebones UART module for TX
 
 
 
 
 
 
 
./sim                       Simulation scripts for Modelsim (tcl)
./sim                       Simulation scripts for Modelsim (tcl)
================================================================================
================================================================================
mips_tb1.do                 Runs test bench /vhdl/tb/mips_tb1.vhdl
mips_tb.do                  Runs test bench /vhdl/tb/mips_tb.vhdl
mips_tb1_wave.do            Sub-script used to set-up Modelsim's wave window
mips_tb_wave.do             Sub-script used to set-up Modelsim's wave window
mips_tb2.do                 Runs test bench /vhdl/tb/mips_tb2.vhdl
 
mips_tb2_wave.do            Sub-script used to set-up Modelsim's wave window
 
 
 
 
 
 
./tools                     Assorted
 
================================================================================
 
./tools/slite               SW simulator, plus CodeBlocks project file.
 
./tools/build_pkg           Package builder, used in all code samples.
 
 
 
 
./syn                       Simulation and synthesis runtime stuff
./syn                       Simulation and synthesis runtime stuff
================================================================================
================================================================================
Simulation scripts are assumed to run from here (see ./sim/readme.txt).
Simulation scripts are assumed to run from here (see ./sim/readme.txt).
Besides, here is where I put the synthesis stuff.
Besides, here is where I put the synthesis stuff.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.