OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [adventure/] [makefile] - Diff between revs 191 and 193

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 191 Rev 193
Line 101... Line 101...
#-- Targets that build the synthesizable vhdl; meant for direct invocation -----
#-- Targets that build the synthesizable vhdl; meant for direct invocation -----
 
 
 
 
 
 
# Create VHDL file for simulation test bench using TB2 template
# Create VHDL file for simulation test bench using TB2 template
sim: bootstrap adventure
sim: bootstrap adventure demo
        $(TO_VHDL) --code bootstrap.code --log_trigger=b0000000 \
        $(TO_VHDL) --code bootstrap.code --log_trigger=b0000000 \
                --flash adventure.bin --flash_size $(FLASH_SIM_SIZE) \
                --flash adventure.bin --flash_size $(FLASH_SIM_SIZE) \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb2_template.vhdl \
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb2_template.vhdl \
                -o $(TB_DIR)\\mips_tb2.vhdl -e mips_tb2
                -o $(TB_DIR)\\mips_tb2.vhdl -e dummy -n "Adventure"
 
        $(TO_VHDL) --code bootstrap.code --log_trigger=b0000000 \
 
                --flash adventure.bin --flash_size $(FLASH_SIM_SIZE) \
 
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
 
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\sim_params_template.vhdl \
 
                -o $(TB_DIR)\\sim_params_pkg.vhdl -e dummy -n "Adventure"
 
 
 
 
# Create VHDL file for hardware demo
# Create VHDL file for hardware demo
demo: bootstrap adventure
demo: bootstrap adventure
        $(TO_VHDL) --code bootstrap.code \
        $(TO_VHDL) --code bootstrap.code \

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.