OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [hello/] [makefile] - Diff between revs 184 and 191

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 184 Rev 191
Line 1... Line 1...
#-- Bring toolchain config parameters from the common makefile
#-- Bring toolchain config parameters from the common makefile
include ..\\common\\makefile
include ../common/makefile
 
 
# Link script to be used: run from BRAM
# Link script to be used: run from BRAM
LINK_SCRIPT = $(SRC_DIR)/common/bram.lds
LINK_SCRIPT = $(SRC_DIR)/common/bram.lds
 
 
#-- Configure the application --------------------------------------------------
#-- Configure the application --------------------------------------------------
Line 70... Line 70...
#-- Create VHDL file for simulation test bench using TB2 template
#-- Create VHDL file for simulation test bench using TB2 template
sim: hello
sim: hello
        $(TO_VHDL) --code hello.code --data hello.data \
        $(TO_VHDL) --code hello.code --data hello.data \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                --log_trigger=0xbfc00000 \
                --log_trigger=0xbfc00000 \
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb2_template.vhdl \
                -s $(SIM_LENGTH) -v $(SRC_DIR)/mips_tb2_template.vhdl \
                -o $(TB_DIR)\\mips_tb2.vhdl -e mips_tb2
                -o $(TB_DIR)/mips_tb2.vhdl -e mips_tb2
 
 
#-- Create VHDL file for simulation test bench using TB0 template
#-- Create VHDL file for simulation test bench using TB0 template
sim_bram: hello
sim_bram: hello
        $(TO_VHDL) --code hello.code --data hello.data \
        $(TO_VHDL) --code hello.code --data hello.data \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb0_template.vhdl \
                -s $(SIM_LENGTH) -v $(SRC_DIR)/mips_tb0_template.vhdl \
                -o $(TB_DIR)\\mips_tb2.vhdl -e mips_tb2
                -o $(TB_DIR)/mips_tb2.vhdl -e mips_tb2
 
 
#-- Create VHDL file for hardware demo
#-- Create VHDL file for hardware demo
demo: hello
demo: hello
        $(TO_VHDL) --code hello.code --data hello.data \
        $(TO_VHDL) --code hello.code --data hello.data \
        --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
        --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
        -v $(SRC_DIR)/mips_mpu1_template.vhdl \
        -v $(SRC_DIR)/code_rom_template.vhdl -n "Hello World" \
        -o $(DEMO_DIR)/mips_mpu.vhdl -e mips_mpu
        -o $(DEMO_DIR)/code_rom_pkg.vhdl
 
 
 
 
#-- And now the usual housekeeping stuff ---------------------------------------
#-- And now the usual housekeeping stuff ---------------------------------------
 
 
.PHONY: clean
.PHONY: clean

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.