OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [hello/] [makefile] - Diff between revs 193 and 229

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 193 Rev 229
Line 65... Line 65...
 
 
 
 
 
 
#-- Targets that build the synthesizable vhdl; meant for direct invocation -----
#-- Targets that build the synthesizable vhdl; meant for direct invocation -----
 
 
#-- Create VHDL file for simulation test bench using TB2 template
#-- Create VHDL package with data and parameters for simulation
sim: hello demo
sim: hello demo
        $(TO_VHDL) --code hello.code --data hello.data \
        $(VHDL_OBJ_PKG) --project="Hello World" \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                --package sim_params_pkg \
                --log_trigger=0xbfc00000 \
                --bin hello.code --name obj_code --bram_size $(CODE_BRAM_SIZE) \
                -s $(SIM_LENGTH) -v $(SRC_DIR)/mips_tb2_template.vhdl \
                --bin hello.data --name sram_init --xram_size $(XRAM_SIZE)\
                -o $(TB_DIR)/mips_tb2.vhdl -e mips_tb2
                --name prom_init --flash_size 0 \
        $(TO_VHDL) --code hello.code --data hello.data \
                --output $(TB_DIR)/sim_params_pkg.vhdl \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                -s $(SIM_LENGTH) --log_trigger=0xbfc00000 \
                --log_trigger=0xbfc00000 \
 
                -s $(SIM_LENGTH) -v $(SRC_DIR)/sim_params_template.vhdl \
 
                -o $(TB_DIR)/sim_params_pkg.vhdl -e mips_tb2
 
 
 
#-- Create VHDL file for simulation test bench using TB0 template
#-- Create VHDL file for simulation test bench using TB0 template
 
#-- This will instantiate the CPU without any caches or memory controller and
 
#-- will run the program off of an initialized ROM connected to the code
 
#-- interface.
 
#-- NOTE: This target has not been used in some time and may be broken. It's
 
#-- here because it can still be useful in an emergency.
sim_bram: hello
sim_bram: hello
        $(TO_VHDL) --code hello.code --data hello.data \
        $(TO_VHDL) --code hello.code --data hello.data \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                -s $(SIM_LENGTH) -v $(SRC_DIR)/mips_tb0_template.vhdl \
                -s $(SIM_LENGTH) -v $(SRC_DIR)/mips_tb0_template.vhdl \
                -o $(TB_DIR)/mips_tb2.vhdl -e mips_tb2
                -o $(TB_DIR)/mips_tb2.vhdl -e mips_tb2
 
 
#-- Create VHDL file for hardware demo
#-- Create VHDL package with data and parameters for simulation and syntesis
demo: hello
demo: hello
        $(TO_VHDL) --code hello.code --data hello.data \
        $(VHDL_OBJ_PKG) --project="Hello World" \
        --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                --package obj_code_pkg \
        -v $(SRC_DIR)/code_rom_template.vhdl -n "Hello World" \
                --bin hello.code --name obj_code --bram_size $(CODE_BRAM_SIZE) \
        -o $(DEMO_DIR)/code_rom_pkg.vhdl
                --output $(DEMO_DIR)/../SoC/bootstrap_code_pkg.vhdl
 
 
 
 
#-- And now the usual housekeeping stuff ---------------------------------------
#-- And now the usual housekeeping stuff ---------------------------------------
 
 
.PHONY: clean
.PHONY: clean

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.