OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [memtest/] [makefile] - Diff between revs 109 and 149

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 109 Rev 149
Line 46... Line 46...
 
 
 
 
# Create VHDL file for simulation test bench using TB2 template
# Create VHDL file for simulation test bench using TB2 template
memtest_sim: memtest flashtest
memtest_sim: memtest flashtest
        $(TO_VHDL) --code memtest.code --data memtest.data --log_trigger=0xbfc00000 \
        $(TO_VHDL) --code memtest.code --data memtest.data --log_trigger=0xbfc00000 \
                --flash flash.bin --flash_size 1024 \
                --flash flash.bin --flash_size 4096 \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb2_template.vhdl \
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb2_template.vhdl \
                -o $(TB_DIR)\\mips_tb2.vhdl -e mips_tb2
                -o $(TB_DIR)\\mips_tb2.vhdl -e mips_tb2
 
 
 
 
# Create VHDL file for hardware demo
# Create VHDL file for hardware demo
memtest_demo: memtest flashtest
memtest_demo: memtest flashtest
        $(TO_VHDL) --code memtest.code --data memtest.data --log_trigger=0xbfc00000 \
        $(TO_VHDL) --code memtest.code --data memtest.data --log_trigger=0xb0000000 \
        --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
        --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
        -v $(SRC_DIR)/mips_mpu1_template.vhdl \
        -v $(SRC_DIR)/mips_mpu1_template.vhdl \
        -o $(DEMO_DIR)/mips_mpu.vhdl -e mips_mpu
        -o $(DEMO_DIR)/mips_mpu.vhdl -e mips_mpu
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.