OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [memtest/] [makefile] - Diff between revs 149 and 185

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 149 Rev 185
Line 1... Line 1...
# External memory test -- build simulation and execution VHDL modules
#-- Bring toolchain config parameters from the common makefile -----------------
 
 
 
 
# Get common makefile stuff (toolchain & system config)
 
include ..\\common\\makefile
include ..\\common\\makefile
 
 
# We'll run the simulation for long enough to complete the test
# We'll run the simulation for long enough to complete the test
SIM_LENGTH = 400000
SIM_LENGTH = 400000
 
 
Line 17... Line 14...
 
 
 
 
LFLAGS = -Ttext $(BRAM_START) -Tdata $(XRAM_START) -eentry -I elf32-big
LFLAGS = -Ttext $(BRAM_START) -Tdata $(XRAM_START) -eentry -I elf32-big
LFLAGS_FLASH = -Ttext $(FLASH_START) -eflash_test -I elf32-big
LFLAGS_FLASH = -Ttext $(FLASH_START) -eflash_test -I elf32-big
 
 
 
OBJS = memtest.o
 
 
clean:
#-- Configuration --------------------------------------------------------------
        -$(RM) *.o *.obj *.map *.lst *.hex *.exe *.axf *.code *.data
 
 
# Set to !=0 to test execution from flash
 
# (Set to 0 if running on real HW on which you have no initialized FLASH)
 
EXEC_FLASH = 1
 
 
 
#-- Targets & rules ------------------------------------------------------------
 
 
 
#-- Main target -- build code for BRAM and FLASH
 
memtest:  memtest.code memtest.data flash.bin
 
        -@# This comment prevents triggering the default rule. Instead, make will
 
        -@# invoke our rules for the dependencies.
 
 
 
#-- Targets for main code to be run from BRAM
 
 
 
memtest.o: memtest.s
 
        $(AS) -defsym TEST_CACHE=1 -defsym EXEC_FLASH=$(EXEC_FLASH) \
 
    -defsym XRAM_BASE=$(XRAM_START) -o memtest.o memtest.s
 
 
 
memtest.axf: memtest.o
 
        $(LD) $(LFLAGS) -Map memtest.map -s -N -o memtest.axf memtest.o
 
        -@$(DUMP) -I elf32-big --disassemble memtest.axf > memtest.lst
 
 
 
# Dump code and data to separate binaries (data binary will be empty but
 
# TB2 needs it anyway)
 
 
 
memtest.code: memtest.axf
 
        $(COPY) -I elf32-big -j .text -j .rodata -O binary memtest.axf memtest.code
 
memtest.data: memtest.axf
 
        $(COPY) -I elf32-big -j .sbss -j .data -j .bss -O binary memtest.axf memtest.data
 
 
# Use this target when you want to test execution from FLASH
#-- Targets for code to be run from FLASH
memtest_main_noflash:
 
        $(AS_MIPS) -defsym TEST_CACHE=1 -defsym XRAM_BASE=$(XRAM_START) -o memtest.o memtest.s
 
 
 
# Use this target when you DON'T want to test execution from FLASH
 
memtest_main:
 
        $(AS_MIPS) -defsym TEST_CACHE=1 -defsym EXEC_FLASH=1 -defsym XRAM_BASE=$(XRAM_START) -o memtest.o memtest.s
 
 
 
memtest: memtest_main
 
        $(LD_MIPS) $(LFLAGS) -Map memtest.map -s -N -o memtest.axf memtest.o
 
        -@$(DUMP_MIPS) -I elf32-big --disassemble memtest.axf > memtest.lst
 
# Dump code and data to separate binaries (data binary will be empty but TB2 needs it)
 
        $(COPY_MIPS) -I elf32-big -j .text -j .rodata -O binary memtest.axf memtest.code
 
        $(COPY_MIPS) -I elf32-big -j .sbss -j .data -j .bss -O binary memtest.axf memtest.data
 
 
 
flashtest: memtest_main
 
        $(AS_MIPS) -defsym TEST_CACHE=1 -defsym FLASH_BASE=$(FLASH_START) -o flash.o flash.s
 
        $(LD_MIPS) $(LFLAGS_FLASH) -Map flash.map -s -N -o flash.axf flash.o
 
        -@$(DUMP_MIPS) -I elf32-big --disassemble flash.axf > flash.lst
 
        $(COPY_MIPS) -I elf32-big -j .text -j .rodata -O binary flash.axf flash.bin
 
 
 
 
flash.o: flash.s
 
        $(AS) -defsym TEST_CACHE=1 -defsym FLASH_BASE=$(FLASH_START) -o flash.o flash.s
 
 
 
flash.axf: flash.o
 
        $(LD) $(LFLAGS_FLASH) -Map flash.map -s -N -o flash.axf flash.o
 
        -@$(DUMP) -I elf32-big --disassemble flash.axf > flash.lst
 
 
 
flash.bin: flash.axf
 
        $(COPY) -I elf32-big -j .text -j .rodata -O binary flash.axf flash.bin
 
 
 
 
 
 
 
#-- Targets that build the synthesizable vhdl; meant for direct invocation -----
 
 
# Create VHDL file for simulation test bench using TB2 template
# Create VHDL file for simulation test bench using TB2 template
memtest_sim: memtest flashtest
sim: memtest
        $(TO_VHDL) --code memtest.code --data memtest.data --log_trigger=0xbfc00000 \
        $(TO_VHDL) --code memtest.code --data memtest.data --log_trigger=0xbfc00000 \
                --flash flash.bin --flash_size 4096 \
                --flash flash.bin --flash_size 4096 \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb2_template.vhdl \
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb2_template.vhdl \
                -o $(TB_DIR)\\mips_tb2.vhdl -e mips_tb2
                -o $(TB_DIR)\\mips_tb2.vhdl -e mips_tb2
 
 
 
 
# Create VHDL file for hardware demo
# Create VHDL file for hardware demo
memtest_demo: memtest flashtest
demo: memtest
        $(TO_VHDL) --code memtest.code --data memtest.data --log_trigger=0xb0000000 \
        $(TO_VHDL) --code memtest.code --data memtest.data --log_trigger=0xb0000000 \
        --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
        --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
        -v $(SRC_DIR)/mips_mpu1_template.vhdl \
        -v $(SRC_DIR)/mips_mpu1_template.vhdl \
        -o $(DEMO_DIR)/mips_mpu.vhdl -e mips_mpu
        -o $(DEMO_DIR)/mips_mpu.vhdl -e mips_mpu
 No newline at end of file
 No newline at end of file
 
 
 
 
 
#-- And now the usual housekeeping stuff ---------------------------------------
 
 
 
.PHONY: clean
 
 
 
clean:
 
        -$(RM) *.o *.obj *.map *.lst *.hex *.exe *.axf *.code *.data *.bin

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.