OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [opcodes/] [opcodes.s] - Diff between revs 4 and 9

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 4 Rev 9
Line 60... Line 60...
    ori     $26, $26, 0x3c
    ori     $26, $26, 0x3c
    jr      $26
    jr      $26
    nop
    nop
 
 
    .org    0x3c
    .org    0x3c
 
    # FIXME assume exception is trap or break for the time being
InterruptVector:                # Address=0x3c
InterruptVector:                # Address=0x3c
    mfc0    $26,$14             # C0_EPC=14 (Exception PC)
    mfc0    $26,$14             # C0_EPC=14 (Exception PC)
 
    addi    $26,$26,4           # skip trap instruction
    jr      $26
    jr      $26
    add     $4,$4,5
    add     $4,$4,5
 
 
StartTest:
StartTest:
    mtc0    $0,$12              # disable interrupts
    mtc0    $0,$12              # disable interrupts
Line 707... Line 709...
 
 
    break   0               # check if load instruction is aborted (@log)
    break   0               # check if load instruction is aborted (@log)
    lb      $2,16($2)
    lb      $2,16($2)
 
 
    break   0               # check if jump instruction is aborted (@log)
    break   0               # check if jump instruction is aborted (@log)
    j       break_jump_test
    j       break_jump_test1
    add     $4,$4,5
    add     $4,$4,5
 
 
break_jump_test:
break_jump_test1:
    add     $4,$4,1         # make sure the jump shows in the log (@log)
    add     $4,$4,1         # make sure the jump shows in the log (@log)
 
 
 
    # TODO traps in delay slots not supported yet
 
    #j       break_jump_test2# check if break works in delay slot of jump
 
    #break   0
 
    nop
 
    j       break_continue
 
    nop
 
 
 
break_jump_test2:
 
    add     $4,$4,1
 
 
 
break_continue:
    sb      $23,0($20)
    sb      $23,0($20)
    sb      $21,0($20)
    sb      $21,0($20)
    .endif
    .endif
 
 
    #q: SYSCALL
    #q: SYSCALL

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.