OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [opcodes/] [readme.txt] - Diff between revs 34 and 66

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 34 Rev 66
Line 8... Line 8...
make opcodes_sim
make opcodes_sim
 
 
Read ../readme.txt for some warnings on the makefile configuration.
Read ../readme.txt for some warnings on the makefile configuration.
 
 
 
 
The makefile will build a binary that you can run in the software simulator:
It will build a vhdl test bench at /vhdl/tb/mips_tb2.vhdl (overwriting) that you
 
can try on your VHDL simulator with script sim_tb2.do. The provided script and
 
the VHDL code have some dependence on Modelsim, see project readme file.
 
 
    slite opcodes.bin
 
 
 
It will build a vhdl test bench at /vhdl/tb/mips_tb1.vhdl (overwriting) that you
The makefile will too bouild some bionaries that you can run in the software
can try on your VHDL simulator with script sim_tb1.do. The provided script and
simulator:
the VHDL code have some dependence on Modelsim, see project readme file.
 
 
    slite --bram=opcodes.bin --xram=opcodes.data
 
 
 
 
This code can't be used on real hardware (i/o is far too simple).
This code can't be used on real hardware (i/o is far too simple).
 
 
WARNING: the gnu assembler expands DIV* instructions, inserting code that
WARNING: the gnu assembler expands DIV* instructions, inserting code that
handles division by zero. Bear that in mind when reading the listing file.
handles division by zero. Bear that in mind when reading the listing file.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.