OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] [mips_cpu.vhdl] - Diff between revs 162 and 171

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 162 Rev 171
Line 327... Line 327...
    cp0_reg_read               when others;
    cp0_reg_read               when others;
 
 
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
-- Register bank RAM & Rbank WE logic
-- Register bank RAM & Rbank WE logic
 
 
p1_rbank_we <= '1' when (p2_do_load='1' or p1_load_alu='1' or
p1_rbank_we <= '1' when (p2_do_load='1' or p1_load_alu='1' or p1_link='1' or
                        p1_link='1' or p1_get_cp0='1') and
                        -- if mfc0 triggers privilege trap, don't load reg
 
                        (p1_get_cp0='1' and p1_cp_unavailable='0')) and
                        -- If target register is $zero, ignore write
                        -- If target register is $zero, ignore write
                        p1_rbank_wr_addr/="00000" and
                        p1_rbank_wr_addr/="00000" and
                        -- if the cache controller keeps the cpu stopped, do
                        -- if the cache controller keeps the cpu stopped, do
                        -- not writeback
                        -- not writeback
                        mem_wait='0' and
                        mem_wait='0' and

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.