| Line 1... |
Line 1... |
--##############################################################################
|
--------------------------------------------------------------------------------
|
-- sdram_controller.vhdl -- Interface for 16-bit SDRAM (non-DDR).
|
-- sdram_controller.vhdl -- Interface for 16-bit SDRAM (non-DDR).
|
--
|
--
|
-- This module has been tested with a PSC A2V64S40 chip (equivalent to ISSI's
|
-- This module has been tested with a PSC A2V64S40 chip (equivalent to ISSI's
|
-- IS42S16400). Many parameters are still hardcoded (see below) including the
|
-- IS42S16400). Many parameters are still hardcoded (see below) including the
|
-- number of banks.
|
-- number of banks.
|
--
|
|
--
|
|
--
|
|
--------------------------------------------------------------------------------
|
--------------------------------------------------------------------------------
|
-- To Be Done:
|
-- To Be Done:
|
-- 1) CL and BL are hardcoded, generics are ignored.
|
-- 1) CL and BL are hardcoded, generics are ignored.
|
-- 2) Column width is partially hardcoded (see 'column' signal).
|
-- 2) Column width is partially hardcoded (see 'column' signal).
|
-- 3) Auto-refresh logic is missing.
|
-- 3) Auto-refresh logic is missing.
|
-- 4) No. of banks is hardcoded to 4.
|
-- 4) No. of banks is hardcoded to 4.
|
--
|
--
|
--##############################################################################
|
--------------------------------------------------------------------------------
|
|
-- Copyright (C) 2010 Jose A. Ruiz
|
|
--
|
|
-- This source file may be used and distributed without
|
|
-- restriction provided that this copyright statement is not
|
|
-- removed from the file and that any derivative work contains
|
|
-- the original copyright notice and the associated disclaimer.
|
|
--
|
|
-- This source file is free software; you can redistribute it
|
|
-- and/or modify it under the terms of the GNU Lesser General
|
|
-- Public License as published by the Free Software Foundation;
|
|
-- either version 2.1 of the License, or (at your option) any
|
|
-- later version.
|
|
--
|
|
-- This source is distributed in the hope that it will be
|
|
-- useful, but WITHOUT ANY WARRANTY; without even the implied
|
|
-- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
|
-- PURPOSE. See the GNU Lesser General Public License for more
|
|
-- details.
|
|
--
|
|
-- You should have received a copy of the GNU Lesser General
|
|
-- Public License along with this source; if not, download it
|
|
-- from http://www.opencores.org/lgpl.shtml
|
|
--------------------------------------------------------------------------------
|
|
|
library ieee;
|
library ieee;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_arith.all;
|
use ieee.std_logic_arith.all;
|
use ieee.std_logic_unsigned.all;
|
use ieee.std_logic_unsigned.all;
|
