OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] [tb/] [mips_tb.vhdl] - Diff between revs 226 and 237

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 226 Rev 237
Line 56... Line 56...
 
 
use work.txt_util.all;
use work.txt_util.all;
use work.mips_pkg.all;
use work.mips_pkg.all;
use work.mips_tb_pkg.all;
use work.mips_tb_pkg.all;
use work.sim_params_pkg.all;
use work.sim_params_pkg.all;
 
--use work.obj_code_pkg.obj_code;
 
 
 
 
entity mips_tb is
entity mips_tb is
end;
end;
 
 
Line 167... Line 168...
 
 
    -- UUT instantiation -------------------------------------------------------
    -- UUT instantiation -------------------------------------------------------
    mpu: entity work.mips_soc
    mpu: entity work.mips_soc
    generic map (
    generic map (
        BOOT_BRAM_SIZE => bram_size,
        BOOT_BRAM_SIZE => bram_size,
        OBJ_CODE       => obj_code,
        OBJECT_CODE    => obj_code,
        CLOCK_FREQ     => 50000000,
        CLOCK_FREQ     => 50000000,
        SRAM_ADDR_SIZE => 32
        SRAM_ADDR_SIZE => 32
    )
    )
    port map (
    port map (
        interrupt       => cpu_irq,
        interrupt       => cpu_irq,
Line 192... Line 193...
        sram_oe_n       => mpu_sram_oe_n,
        sram_oe_n       => mpu_sram_oe_n,
 
 
        uart_rxd        => rxd,
        uart_rxd        => rxd,
        uart_txd        => txd,
        uart_txd        => txd,
 
 
 
        p0_out          => OPEN,
 
        p1_in           => X"00000000",
 
 
        debug_info      => OPEN,
        debug_info      => OPEN,
 
 
        clk             => clk,
        clk             => clk,
        reset           => reset
        reset           => reset
    );
    );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.