OpenCores
URL https://opencores.org/ocsvn/iso7816_3_master/iso7816_3_master/trunk

Subversion Repositories iso7816_3_master

[/] [iso7816_3_master/] [trunk/] [sources/] [Iso7816_3_Master.v] - Diff between revs 5 and 7

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 5 Rev 7
Line 25... Line 25...
         input wire [15:0] clkPerCycle,//not supported yet
         input wire [15:0] clkPerCycle,//not supported yet
         input wire startActivation,//Starts activation sequence
         input wire startActivation,//Starts activation sequence
         input wire startDeactivation,//Starts deactivation sequence
         input wire startDeactivation,//Starts deactivation sequence
    input wire [7:0] dataIn,
    input wire [7:0] dataIn,
    input wire nWeDataIn,
    input wire nWeDataIn,
         input wire [12:0] cyclePerEtu,
         input wire [12:0] cyclesPerEtu,
    output wire [7:0] dataOut,
    output wire [7:0] dataOut,
    input wire nCsDataOut,
    input wire nCsDataOut,
    output wire [7:0] statusOut,
    output wire [7:0] statusOut,
    input wire nCsStatusOut,
    input wire nCsStatusOut,
         output reg isActivated,//set to high by activation sequence, set to low by deactivation sequence
         output reg isActivated,//set to high by activation sequence, set to low by deactivation sequence
Line 51... Line 51...
wire serialOut;
wire serialOut;
assign isoSio = isTx ? serialOut : 1'bz;
assign isoSio = isTx ? serialOut : 1'bz;
pullup(isoSio);
pullup(isoSio);
wire comClk;
wire comClk;
 
 
        HalfDuplexUartIf uart (
        HalfDuplexUartIf #(
 
                .DIVIDER_WIDTH(1'b1),
 
                .CLOCK_PER_BIT_WIDTH(4'd13)
 
                )
 
        uart (
                .nReset(nReset),
                .nReset(nReset),
                .clk(clk),
                .clk(clk),
                .clkPerCycle(1'b0),
                .clkPerCycle(1'b0),
                .dataIn(dataIn),
                .dataIn(dataIn),
                .nWeDataIn(nWeDataIn),
                .nWeDataIn(nWeDataIn),
 
                .clocksPerBit(cyclesPerEtu),
                .dataOut(dataOut),
                .dataOut(dataOut),
                .nCsDataOut(nCsDataOut),
                .nCsDataOut(nCsDataOut),
                .statusOut(statusOut),
                .statusOut(statusOut),
                .nCsStatusOut(nCsStatusOut),
                .nCsStatusOut(nCsStatusOut),
                .serialIn(isoSio),
                .serialIn(isoSio),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.