URL
https://opencores.org/ocsvn/iso7816_3_master/iso7816_3_master/trunk
[/] [iso7816_3_master/] [trunk/] [test/] [tb_HalfDuplexUartIf.v] - Diff between revs 2 and 3
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 3 |
Line 4... |
Line 4... |
// Company:
|
// Company:
|
// Engineer:
|
// Engineer:
|
//
|
//
|
// Create Date: 22:45:51 10/31/2010
|
// Create Date: 22:45:51 10/31/2010
|
// Design Name: HalfDuplexUartIf
|
// Design Name: HalfDuplexUartIf
|
// Module Name: /home/seb/dev/hardware/Uart/tb_HalfDuplexUartIf.v
|
// Module Name: tb_HalfDuplexUartIf.v
|
// Project Name: Uart
|
// Project Name: Uart
|
// Target Device:
|
// Target Device:
|
// Tool versions:
|
// Tool versions:
|
// Description:
|
// Description:
|
//
|
//
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.