URL
https://opencores.org/ocsvn/iso7816_3_master/iso7816_3_master/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 17 |
Rev 18 |
| Line 1... |
Line 1... |
/*
|
/*
|
Author: Sebastien Riou (acapola)
|
Author: Sebastien Riou (acapola)
|
Creation date: 22:22:43 01/10/2011
|
Creation date: 22:22:43 01/10/2011
|
|
|
$LastChangedDate: 2011-02-18 15:23:07 +0100 (Fri, 18 Feb 2011) $
|
$LastChangedDate: 2011-03-07 14:17:52 +0100 (Mon, 07 Mar 2011) $
|
$LastChangedBy: acapola $
|
$LastChangedBy: acapola $
|
$LastChangedRevision: 17 $
|
$LastChangedRevision: 18 $
|
$HeadURL: file:///svn/iso7816_3_master/iso7816_3_master/trunk/test/tsAnalyzer.v $
|
$HeadURL: file:///svn/iso7816_3_master/iso7816_3_master/trunk/test/tsAnalyzer.v $
|
|
|
This file is under the BSD licence:
|
This file is under the BSD licence:
|
Copyright (c) 2011, Sebastien Riou
|
Copyright (c) 2011, Sebastien Riou
|
|
|
| Line 74... |
Line 74... |
8'h3B: ts<=rxData;
|
8'h3B: ts<=rxData;
|
8'h03: ts<=8'h3F;//03 is 3F written LSB first and complemented
|
8'h03: ts<=8'h3F;//03 is 3F written LSB first and complemented
|
default: ts<=rxData;
|
default: ts<=rxData;
|
endcase
|
endcase
|
end
|
end
|
resetCnt<=resetCnt+1;
|
resetCnt<=resetCnt+1'b1;
|
end
|
end
|
end else begin
|
end else begin
|
//if(isoVdd & isoReset) begin
|
//if(isoVdd & isoReset) begin
|
resetCnt<=resetCnt + 1;
|
resetCnt<=resetCnt + 1'b1;
|
//end else begin
|
//end else begin
|
// resetCnt<=16'b0;
|
// resetCnt<=16'b0;
|
//end
|
//end
|
end
|
end
|
end
|
end
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.