OpenCores
URL https://opencores.org/ocsvn/klc32/klc32/trunk

Subversion Repositories klc32

[/] [klc32/] [trunk/] [rtl/] [verilog/] [POP.v] - Diff between revs 10 and 12

Show entire file | Details | Blame | View Log

Rev 10 Rev 12
Line 50... Line 50...
                else
                else
                        usp <= usp + 32'd4;
                        usp <= usp + 32'd4;
                res <= dat_i;
                res <= dat_i;
                state <= WRITEBACK;
                state <= WRITEBACK;
        end
        end
        else if (err_i) begin
 
                cyc_o <= 1'b0;
 
                stb_o <= 1'b0;
 
                sel_o <= 4'b0000;
 
                vector <= `BUS_ERR_VECTOR;
 
                state <= TRAP;
 
        end
 
 
 
UNLK:
UNLK:
        if (!cyc_o) begin
        if (!cyc_o) begin
                fc_o <= {sf,2'b01};
                fc_o <= {sf,2'b01};
                cyc_o <= 1'b1;
                cyc_o <= 1'b1;
Line 81... Line 74...
                else
                else
                        usp <= usp + 32'd4;
                        usp <= usp + 32'd4;
                res <= dat_i;
                res <= dat_i;
                state <= WRITEBACK;
                state <= WRITEBACK;
        end
        end
        else if (err_i) begin
 
                cyc_o <= 1'b0;
 
                stb_o <= 1'b0;
 
                sel_o <= 4'b0000;
 
                vector <= `BUS_ERR_VECTOR;
 
                state <= TRAP;
 
        end
 
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.