OpenCores
URL https://opencores.org/ocsvn/lcd_block/lcd_block/trunk

Subversion Repositories lcd_block

[/] [lcd_block/] [trunk/] [hdl/] [iseProject/] [ipcore_dir/] [coreVIO.xco] - Diff between revs 11 and 14

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11 Rev 14
Line 1... Line 1...
##############################################################
##############################################################
#
#
# Xilinx Core Generator version 13.4
# Xilinx Core Generator version 13.4
# Date: Tue May 22 23:21:52 2012
# Date: Thu May 24 16:40:57 2012
#
#
##############################################################
##############################################################
#
#
#  This file contains the customisation parameters for a
#  This file contains the customisation parameters for a
#  Xilinx CORE Generator IP GUI. It is strongly recommended
#  Xilinx CORE Generator IP GUI. It is strongly recommended
Line 38... Line 38...
# BEGIN Select
# BEGIN Select
SELECT VIO_(ChipScope_Pro_-_Virtual_Input/Output) family Xilinx,_Inc. 1.05.a
SELECT VIO_(ChipScope_Pro_-_Virtual_Input/Output) family Xilinx,_Inc. 1.05.a
# END Select
# END Select
# BEGIN Parameters
# BEGIN Parameters
CSET asynchronous_input_port_width=8
CSET asynchronous_input_port_width=8
CSET asynchronous_output_port_width=19
CSET asynchronous_output_port_width=8
CSET component_name=coreVIO
CSET component_name=coreVIO
CSET constraint_type=external
CSET constraint_type=external
CSET enable_asynchronous_input_port=false
CSET enable_asynchronous_input_port=false
CSET enable_asynchronous_output_port=true
CSET enable_asynchronous_output_port=false
CSET enable_synchronous_input_port=false
CSET enable_synchronous_input_port=false
CSET enable_synchronous_output_port=false
CSET enable_synchronous_output_port=true
CSET example_design=true
CSET example_design=true
CSET invert_clock_input=false
CSET invert_clock_input=true
CSET synchronous_input_port_width=8
CSET synchronous_input_port_width=8
CSET synchronous_output_port_width=8
CSET synchronous_output_port_width=19
# END Parameters
# END Parameters
# BEGIN Extra information
# BEGIN Extra information
MISC pkg_timestamp=2012-01-07T09:20:13Z
MISC pkg_timestamp=2012-01-07T09:20:13Z
# END Extra information
# END Extra information
GENERATE
GENERATE
# CRC: 8c8e6067
# CRC: d7309c64
# CRC: d7309c64
# CRC: d7309c64

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.