URL
https://opencores.org/ocsvn/lcd_block/lcd_block/trunk
[/] [lcd_block/] [trunk/] [hdl/] [iseProject/] [pins_hw_testbench.ucf] - Diff between revs 12 and 13
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 12 |
Rev 13 |
| Line 1... |
Line 1... |
# Pins used by Spartan3E starter Kit
|
# Pins used by Spartan3E starter Kit
|
#NET "hw_lcd_e" LOC = "M18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
NET "hw_lcd_e" LOC = "M18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
#NET "hw_lcd_rs" LOC = "L18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
NET "hw_lcd_rs" LOC = "L18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
#NET "hw_lcd_rw" LOC = "L17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
NET "hw_lcd_rw" LOC = "L17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
# The LCD four-bit data interface is shared with the StrataFlash.
|
# The LCD four-bit data interface is shared with the StrataFlash.
|
#NET "hw_lcd_nibble<0>" LOC = "R15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
NET "hw_lcd_nibble<0>" LOC = "R15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
#NET "hw_lcd_nibble<1>" LOC = "R16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
NET "hw_lcd_nibble<1>" LOC = "R16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
#NET "hw_lcd_nibble<2>" LOC = "P17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
NET "hw_lcd_nibble<2>" LOC = "P17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
#NET "hw_lcd_nibble<3>" LOC = "M15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
NET "hw_lcd_nibble<3>" LOC = "M15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
|
|
#NET "hw_strata_flash_disable" LOC = "D16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
NET "hw_strata_flash_disable" LOC = "D16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
|
|
|
#NET "rst" LOC = "L13" | IOSTANDARD = LVTTL | PULLUP ;
|
#NET "rst" LOC = "L13" | IOSTANDARD = LVTTL | PULLUP ;
|
NET "clk" LOC = "C9" | IOSTANDARD = LVCMOS33 ;
|
NET "clk" LOC = "C9" | IOSTANDARD = LVCMOS33 ;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.