URL
https://opencores.org/ocsvn/lcd_block/lcd_block/trunk
[/] [lcd_block/] [trunk/] [hdl/] [iseProject/] [testLcd_controller.v] - Diff between revs 8 and 10
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 8 |
Rev 10 |
| Line 42... |
Line 42... |
|
|
initial
|
initial
|
begin
|
begin
|
// Initialize Inputs
|
// Initialize Inputs
|
$display($time, " << Starting the Simulation >>");
|
$display($time, " << Starting the Simulation >>");
|
|
$monitor ("lcd_e=%b,lcd_nibble=%b,done=%b", lcd_e,lcd_nibble,done);
|
rst = 1;
|
rst = 1;
|
clk = 0;
|
clk = 0;
|
|
rs_in = 0;
|
data_in = 0;
|
data_in = 0;
|
strobe_in = 0;
|
strobe_in = 0;
|
period_clk_ns = 20; // Indicate the number of time at each cycle (20 ns in our case)
|
period_clk_ns = 20; // Indicate the number of time at each cycle (20 ns in our case)
|
|
|
// Wait for one clock cycle to reset
|
// Wait for one clock cycle to reset
|
| Line 58... |
Line 60... |
// Like wait until... from Verilog
|
// Like wait until... from Verilog
|
@(posedge uut.lcd_init_done);
|
@(posedge uut.lcd_init_done);
|
data_in = 65;
|
data_in = 65;
|
#20 strobe_in = 1; #20 strobe_in = 0;
|
#20 strobe_in = 1; #20 strobe_in = 0;
|
@(posedge done);
|
@(posedge done);
|
|
|
|
// Finish simulation (on VHDL assert false report...)
|
|
$finish;
|
end
|
end
|
|
|
endmodule
|
endmodule
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.