URL
https://opencores.org/ocsvn/lcd_block/lcd_block/trunk
[/] [lcd_block/] [trunk/] [hdl/] [iseProject/] [top_hw_testbench.v] - Diff between revs 14 and 15
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 14 |
Rev 15 |
Line 28... |
Line 28... |
wire [18: 0] async_out;
|
wire [18: 0] async_out;
|
// Declare ILA wires
|
// Declare ILA wires
|
wire trig_0;
|
wire trig_0;
|
wire [16:0] data;
|
wire [16:0] data;
|
|
|
|
// Declare clock DCM multiplier (3)
|
|
wire clock3x, clock1x, clockbuf;
|
|
|
// Instantiate our Device under test
|
// Instantiate our Device under test
|
lcd_controller DUT (
|
lcd_controller DUT (
|
rst,
|
rst,
|
clk,
|
clock1x,
|
rs_in,
|
rs_in,
|
data_in,
|
data_in,
|
strobe_in,
|
strobe_in,
|
period_clk_ns,
|
period_clk_ns,
|
lcd_e,
|
lcd_e,
|
Line 44... |
Line 47... |
lcd_rw,
|
lcd_rw,
|
disable_flash,
|
disable_flash,
|
done
|
done
|
);
|
);
|
|
|
|
// Instantiate the module of clock multiplier
|
|
corePLL instance_name (
|
|
.CLKIN_IN(clk),
|
|
.CLKFX_OUT(clock3x),
|
|
.CLKIN_IBUFG_OUT(clockbuf),
|
|
.CLK0_OUT(clock1x)
|
|
);
|
|
|
|
|
coreICON integratedController (
|
coreICON integratedController (
|
.CONTROL0(control0), // INOUT BUS [35:0]
|
.CONTROL0(control0), // INOUT BUS [35:0]
|
.CONTROL1(control1)
|
.CONTROL1(control1)
|
); // INOUT BUS [35:0]
|
); // INOUT BUS [35:0]
|
|
|
|
|
coreILA integratedLogicAnalyser (
|
coreILA integratedLogicAnalyser (
|
.CONTROL(control0), // INOUT BUS [35:0]
|
.CONTROL(control0), // INOUT BUS [35:0]
|
.CLK(clk), // IN
|
.CLK(clock3x), // IN
|
.DATA(data), // DATA [16:0];
|
.DATA(data), // DATA [16:0];
|
.TRIG0(trig_0)
|
.TRIG0(trig_0)
|
); // IN BUS [0:0]
|
); // IN BUS [0:0]
|
|
|
coreVIO VIO_inst
|
coreVIO VIO_inst
|
(
|
(
|
.CONTROL(control1), // INOUT BUS [35:0]
|
.CONTROL(control1), // INOUT BUS [35:0]
|
.CLK(clk),
|
.CLK(clock3x),
|
.SYNC_OUT(async_out)
|
.SYNC_OUT(async_out)
|
//.ASYNC_OUT(async_out)
|
//.ASYNC_OUT(async_out)
|
); // IN BUS [18:0]
|
); // IN BUS [18:0]
|
|
|
assign trig_0 = lcd_e;
|
assign trig_0 = lcd_e;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.