| Line 1... |
Line 1... |
<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
|
<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
|
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
|
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
|
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
|
<TD ALIGN=CENTER COLSPAN='4'><B>xilinx_s3 Project Status (03/03/2012 - 19:50:25)</B></TD></TR>
|
<TD ALIGN=CENTER COLSPAN='4'><B>l80soc Project Status (04/28/2012 - 12:00:22)</B></TD></TR>
|
<TR ALIGN=LEFT>
|
<TR ALIGN=LEFT>
|
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
|
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
|
<TD>xilinx_s3.ise</TD>
|
<TD>xilinx_s3.xise</TD>
|
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
|
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
|
<TD>Placed and Routed</TD>
|
<TD> No Errors </TD>
|
</TR>
|
</TR>
|
<TR ALIGN=LEFT>
|
<TR ALIGN=LEFT>
|
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
|
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
|
<TD>l80soc</TD>
|
<TD>l80soc</TD>
|
|
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
|
|
<TD>Placed and Routed</TD>
|
|
</TR>
|
|
<TR ALIGN=LEFT>
|
|
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
|
|
<TD>xc3s200-4ft256</TD>
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
|
<TD>
|
<TD>
|
No Errors</TD>
|
No Errors</TD>
|
</TR>
|
</TR>
|
<TR ALIGN=LEFT>
|
<TR ALIGN=LEFT>
|
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
|
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 13.4</TD>
|
<TD>xc3s200-4ft256</TD>
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
|
<TD ALIGN=LEFT><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/*.xmsgs'>26 Warnings</A></TD>
|
<TD ALIGN=LEFT><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/*.xmsgs?&DataKey=Warning'>22 Warnings (0 new)</A></TD>
|
</TR>
|
</TR>
|
<TR ALIGN=LEFT>
|
<TR ALIGN=LEFT>
|
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 11.4</TD>
|
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
|
|
<TD>Balanced</TD>
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
|
<TD>
|
<TD>
|
<A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.unroutes'>All Signals Completely Routed</A></TD>
|
<A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.unroutes'>All Signals Completely Routed</A></TD>
|
</TR>
|
</TR>
|
<TR ALIGN=LEFT>
|
<TR ALIGN=LEFT>
|
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
|
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
|
<TD>Balanced</TD>
|
<TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
|
<TD>
|
<TD>
|
<A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
|
<A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
|
</TR>
|
</TR>
|
<TR ALIGN=LEFT>
|
<TR ALIGN=LEFT>
|
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
|
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
|
<TD>Xilinx Default (unlocked)</TD>
|
<TD>
|
|
<A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc_envsettings.html'>
|
|
System Settings</A>
|
|
</TD>
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
|
<TD>0 (Setup: 0, Hold: 0, Component Switching Limit: 0) <A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
|
<TD>0 <A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
|
</TR>
|
</TR>
|
</TABLE>
|
</TABLE>
|
|
|
|
|
|
|
| Line 49... |
Line 58... |
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
|
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
|
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
|
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
|
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
|
</TR>
|
</TR>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD>
|
<TD ALIGN=RIGHT>233</TD>
|
<TD ALIGN=RIGHT>237</TD>
|
<TD ALIGN=RIGHT>3,840</TD>
|
<TD ALIGN=RIGHT>3,840</TD>
|
<TD ALIGN=RIGHT>6%</TD>
|
<TD ALIGN=RIGHT>6%</TD>
|
<TD COLSPAN='2'> </TD>
|
<TD COLSPAN='2'> </TD>
|
</TR>
|
</TR>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
|
<TD ALIGN=RIGHT>377</TD>
|
<TD ALIGN=RIGHT>384</TD>
|
<TD ALIGN=RIGHT>3,840</TD>
|
<TD ALIGN=RIGHT>3,840</TD>
|
<TD ALIGN=RIGHT>9%</TD>
|
<TD ALIGN=RIGHT>10%</TD>
|
<TD COLSPAN='2'> </TD>
|
<TD COLSPAN='2'> </TD>
|
</TR>
|
</TR>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
|
<TD ALIGN=RIGHT>253</TD>
|
<TD ALIGN=RIGHT>255</TD>
|
<TD ALIGN=RIGHT>1,920</TD>
|
<TD ALIGN=RIGHT>1,920</TD>
|
<TD ALIGN=RIGHT>13%</TD>
|
<TD ALIGN=RIGHT>13%</TD>
|
<TD COLSPAN='2'> </TD>
|
<TD COLSPAN='2'> </TD>
|
</TR>
|
</TR>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing only related logic</TD>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing only related logic</TD>
|
<TD ALIGN=RIGHT>253</TD>
|
<TD ALIGN=RIGHT>255</TD>
|
<TD ALIGN=RIGHT>253</TD>
|
<TD ALIGN=RIGHT>255</TD>
|
<TD ALIGN=RIGHT>100%</TD>
|
<TD ALIGN=RIGHT>100%</TD>
|
<TD COLSPAN='2'> </TD>
|
<TD COLSPAN='2'> </TD>
|
</TR>
|
</TR>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing unrelated logic</TD>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing unrelated logic</TD>
|
<TD ALIGN=RIGHT>0</TD>
|
<TD ALIGN=RIGHT>0</TD>
|
<TD ALIGN=RIGHT>253</TD>
|
<TD ALIGN=RIGHT>255</TD>
|
<TD ALIGN=RIGHT>0%</TD>
|
<TD ALIGN=RIGHT>0%</TD>
|
<TD COLSPAN='2'> </TD>
|
<TD COLSPAN='2'> </TD>
|
</TR>
|
</TR>
|
<TR ALIGN=RIGHT BGCOLOR='#FFFF99'><TD ALIGN=LEFT><B>Total Number of 4 input LUTs</B></TD>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Total Number of 4 input LUTs</TD>
|
<TD ALIGN=RIGHT>378</TD>
|
<TD ALIGN=RIGHT>385</TD>
|
<TD ALIGN=RIGHT>3,840</TD>
|
<TD ALIGN=RIGHT>3,840</TD>
|
<TD ALIGN=RIGHT>9%</TD>
|
<TD ALIGN=RIGHT>10%</TD>
|
<TD COLSPAN='2'> </TD>
|
<TD COLSPAN='2'> </TD>
|
</TR>
|
</TR>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used as logic</TD>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used as logic</TD>
|
<TD ALIGN=RIGHT>361</TD>
|
<TD ALIGN=RIGHT>368</TD>
|
<TD> </TD>
|
<TD> </TD>
|
<TD> </TD>
|
<TD> </TD>
|
<TD COLSPAN='2'> </TD>
|
<TD COLSPAN='2'> </TD>
|
</TR>
|
</TR>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used as a route-thru</TD>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used as a route-thru</TD>
|
| Line 121... |
Line 130... |
<TD ALIGN=RIGHT>8</TD>
|
<TD ALIGN=RIGHT>8</TD>
|
<TD ALIGN=RIGHT>12%</TD>
|
<TD ALIGN=RIGHT>12%</TD>
|
<TD COLSPAN='2'> </TD>
|
<TD COLSPAN='2'> </TD>
|
</TR>
|
</TR>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
|
<TD ALIGN=RIGHT>3.36</TD>
|
<TD ALIGN=RIGHT>3.39</TD>
|
<TD> </TD>
|
<TD> </TD>
|
<TD> </TD>
|
<TD> </TD>
|
<TD COLSPAN='2'> </TD>
|
<TD COLSPAN='2'> </TD>
|
</TR>
|
</TR>
|
</TABLE>
|
</TABLE>
|
| Line 158... |
Line 167... |
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
|
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
|
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
|
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
|
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Sat Mar 3 19:50:01 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/xst.xmsgs'>24 Warnings</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/xst.xmsgs'>9 Infos</A></TD></TR>
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Sat 28. Apr 11:59:08 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/xst.xmsgs?&DataKey=Warning'>22 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/xst.xmsgs?&DataKey=Info'>7 Infos (1 new)</A></TD></TR>
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.bld'>Translation Report</A></TD><TD>Current</TD><TD>Sat Mar 3 19:50:06 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.bld'>Translation Report</A></TD><TD>Current</TD><TD>Sat 28. Apr 11:59:29 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Sat Mar 3 19:50:13 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/map.xmsgs'>2 Warnings</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/map.xmsgs'>2 Infos</A></TD></TR>
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Sat 28. Apr 11:59:43 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/map.xmsgs?&DataKey=Info'>4 Infos (0 new)</A></TD></TR>
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Sat Mar 3 19:50:23 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Sat 28. Apr 12:00:08 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
|
<TR ALIGN=LEFT><TD>Power Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
<TR ALIGN=LEFT><TD>Power Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Sat Mar 3 19:50:25 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/trce.xmsgs'>2 Infos</A></TD></TR>
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Sat 28. Apr 12:00:18 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/trce.xmsgs?&DataKey=Info'>5 Infos (0 new)</A></TD></TR>
|
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
</TABLE>
|
</TABLE>
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
|
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
|
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
|
</TABLE>
|
</TABLE>
|
|
|
|
|
<br><center><b>Date Generated:</b> 03/03/2012 - 19:50:25</center>
|
<br><center><b>Date Generated:</b> 04/28/2012 - 12:00:22</center>
|
</BODY></HTML>
|
</BODY></HTML>
|
No newline at end of file
|
No newline at end of file
|
