URL
https://opencores.org/ocsvn/lwrisc/lwrisc/trunk
[/] [lwrisc/] [trunk/] [RTL/] [mem_man.v] - Diff between revs 11 and 14
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 11 |
Rev 14 |
| Line 33... |
Line 33... |
output co,
|
output co,
|
output [1:0] bank,
|
output [1:0] bank,
|
input [7:0] din ,
|
input [7:0] din ,
|
output reg [7:0]status ,
|
output reg [7:0]status ,
|
|
|
input [6:0] rd_addr,
|
input [7:0] rd_addr, //[6:0]Should be also OK,For there is only 128byte RAM
|
input [6:0] wr_addr ,
|
input [7:0] wr_addr , //[6:0]Should be also OK,For there is only 128byte RAM
|
|
|
input [7:0] in0,
|
input [7:0] in0,
|
input [7:0] in1,
|
input [7:0] in1,
|
output reg [7:0] out0,
|
output reg [7:0] out0,
|
output reg [7:0] out1
|
output reg [7:0] out1
|
);
|
);
|
reg wr_en_r;
|
reg wr_en_r;
|
reg [6:0] din_r, wr_addr_r;
|
reg [7:0] din_r, wr_addr_r;
|
reg [6:0] rd_addr_r;
|
reg [7:0] rd_addr_r;
|
|
|
always @(posedge clk)
|
always @(posedge clk)
|
begin //used to bypass the data
|
begin //used to bypass the data
|
//which wrote anf then be read in the followwing period
|
//which wrote anf then be read in the followwing period
|
wr_addr_r<=wr_addr;
|
wr_addr_r<=wr_addr;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.