URL
https://opencores.org/ocsvn/m1_core/m1_core/trunk
Show entire file |
Details |
Blame |
View Log
Rev 54 |
Rev 64 |
Line 1... |
Line 1... |
/*
|
/*
|
* Simply RISC M1 Multiplier
|
* M1 Multiplier
|
*
|
*
|
* Simple RTL-level Multiplier with Alternating Bit Protocol (ABP) interface.
|
* Simple RTL-level Multiplier with Alternating Bit Protocol (ABP) interface.
|
*/
|
*/
|
|
|
// 32-bit * 32-bit Integer Multiplier (this version is not optimized and always takes 32 cycles)
|
// 32-bit * 32-bit Integer Multiplier (this version is not optimized and always takes 32 cycles)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.