OpenCores
URL https://opencores.org/ocsvn/m32632/m32632/trunk

Subversion Repositories m32632

[/] [m32632/] [trunk/] [rtl/] [M32632.v] - Diff between revs 9 and 11

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 9 Rev 11
Line 33... Line 33...
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//
//
//      Modules contained in this file:
//      Modules contained in this file:
//      M32632          The top level of M32632
//      M32632          The top level of M32632
//
//
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 
 
module M32632( BCLK, MCLK, WRCFG, BRESET, NMI_N, INT_N, STATUS, ILO, STATSIGS,
module M32632( BCLK, MCLK, WRCFG, BRESET, NMI_N, INT_N, STATUS, ILO, STATSIGS,
                           IO_WR, IO_RD, IO_A, IO_BE, IO_DI, IO_Q, IO_READY,
                           IO_WR, IO_RD, IO_A, IO_BE, IO_DI, IO_Q, IO_READY,
                           ENDRAM, IC_MDONE, DC_MDONE, ENWR, WAMUX, WADDR, DRAM_Q, DWCTRL, IWCTRL,
                           ENDRAM, IC_MDONE, DC_MDONE, ENWR, WAMUX, WADDR, DRAM_Q, DWCTRL, IWCTRL,
                           IC_ACC, IDRAM_ADR, DC_ACC, DC_WR, DRAM_ADR, DRAM_DI,
                           IC_ACC, IDRAM_ADR, DC_ACC, DC_WR, DRAM_ADR, DRAM_DI,
Line 170... Line 170...
wire                    ILO_SIG;
wire                    ILO_SIG;
wire     [1:0]   PTE_STAT;
wire     [1:0]   PTE_STAT;
wire                    DBG_HIT;
wire                    DBG_HIT;
wire    [40:2]  DBG_IN;
wire    [40:2]  DBG_IN;
 
 
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//            The Data Cache
//            The Data Cache
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
DCACHE  ARMS(
DCACHE  ARMS(
        .MCLK(MCLK),
        .MCLK(MCLK),
        .BCLK(BCLK),
        .BCLK(BCLK),
        .WRCFG(WRCFG),
        .WRCFG(WRCFG),
        .BRESET(BRESET),
        .BRESET(BRESET),
Line 232... Line 232...
        .KOLLI_A(KOLLI_A),
        .KOLLI_A(KOLLI_A),
        .MMU_DIN(MMU_DIN),
        .MMU_DIN(MMU_DIN),
        .RWVAL(RWVAL),
        .RWVAL(RWVAL),
        .RWVFLAG(RWVFLAG));
        .RWVFLAG(RWVFLAG));
 
 
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//            The Datapath
//            The Datapath
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
DATENPFAD       STOMACH(
DATENPFAD       STOMACH(
        .WREN(WREN_REG),
        .WREN(WREN_REG),
        .BRESET(BRESET),
        .BRESET(BRESET),
        .BCLK(BCLK),
        .BCLK(BCLK),
        .IO_READY(D_IORDY),
        .IO_READY(D_IORDY),
Line 296... Line 296...
        .COP_OP(COP_OP),
        .COP_OP(COP_OP),
        .COP_IN(COP_IN),
        .COP_IN(COP_IN),
        .COP_GO(COP_GO),
        .COP_GO(COP_GO),
        .COP_OUT(COP_OUT));
        .COP_OUT(COP_OUT));
 
 
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//            The Instruction Cache
//            The Instruction Cache
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ICACHE  LEGS(
ICACHE  LEGS(
        .MCLK(MCLK),
        .MCLK(MCLK),
        .BCLK(BCLK),
        .BCLK(BCLK),
        .BRESET(BRESET),
        .BRESET(BRESET),
        .PTB_WR(PTB_WR),
        .PTB_WR(PTB_WR),
Line 341... Line 341...
        .ICTODC(ICTODC),
        .ICTODC(ICTODC),
        .ENA_HK(ENA_HK),
        .ENA_HK(ENA_HK),
        .STOP_CINV(STOP_CINV),
        .STOP_CINV(STOP_CINV),
        .IO_A(I_IOA));
        .IO_A(I_IOA));
 
 
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//            The Control Unit
//            The Control Unit
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
STEUERUNG       BRAIN(
STEUERUNG       BRAIN(
        .BCLK(BCLK),
        .BCLK(BCLK),
        .BRESET(BRESET),
        .BRESET(BRESET),
        .DC_ACC_DONE(ACC_DONE),
        .DC_ACC_DONE(ACC_DONE),
        .ACB_ZERO(ACB_ZERO),
        .ACB_ZERO(ACB_ZERO),
Line 395... Line 395...
        .STOP_CINV(STOP_CINV),
        .STOP_CINV(STOP_CINV),
        .COP_OP(COP_OP),
        .COP_OP(COP_OP),
        .ILO(ILO_SIG),
        .ILO(ILO_SIG),
        .RWVAL(RWVAL));
        .RWVAL(RWVAL));
 
 
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//            The Input/Output Interface
//            The Input/Output Interface
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IO_SWITCH       ISWITCH(
IO_SWITCH       ISWITCH(
        .I_IORD(I_IORD),
        .I_IORD(I_IORD),
        .D_IOWR(D_IOWR),
        .D_IOWR(D_IOWR),
        .IO_READY(IO_READY),
        .IO_READY(IO_READY),
        .D_IORD(D_IORD),
        .D_IORD(D_IORD),
Line 420... Line 420...
        .ILO(ILO),
        .ILO(ILO),
        .IO_A(IO_A),
        .IO_A(IO_A),
        .DCWACC({DC_WR,DC_ACC}),
        .DCWACC({DC_WR,DC_ACC}),
        .STATUS(STATUS));
        .STATUS(STATUS));
 
 
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//            The Statistic Signal Generator
//            The Statistic Signal Generator
// +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MAKE_STAT       MKSTAT(
MAKE_STAT       MKSTAT(
        .BCLK(BCLK),
        .BCLK(BCLK),
        .READ(READ),
        .READ(READ),
        .DACC_OK(ACC_STAT[0]),
        .DACC_OK(ACC_STAT[0]),
        .KOLLISION(KOLLISION),
        .KOLLISION(KOLLISION),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.