URL
https://opencores.org/ocsvn/manchesterwireless/manchesterwireless/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 6 |
Rev 12 |
| Line 7... |
Line 7... |
|
|
-- when each transmitter bit is 3.24 ms and the FPGA clock is 50 MHz
|
-- when each transmitter bit is 3.24 ms and the FPGA clock is 50 MHz
|
-- then:
|
-- then:
|
|
|
-- single is nominally 23200
|
-- single is nominally 23200
|
constant INTERVAL_MIN_SINGLE: integer := 10000;
|
constant INTERVAL_MIN_SINGLE: integer := 34000;--10000
|
constant INTERVAL_MAX_SINGLE: integer := 65000;
|
constant INTERVAL_MAX_SINGLE: integer := 65000;
|
|
|
-- double is nominally 43000-50000
|
-- double is nominally 43000-50000
|
constant INTERVAL_MIN_DOUBLE: integer := 90000;--80000
|
constant INTERVAL_MIN_DOUBLE: integer := 80000;--90000
|
constant INTERVAL_MAX_DOUBLE: integer := 120000;
|
constant INTERVAL_MAX_DOUBLE: integer := 120000;
|
|
|
constant INTERVAL_QUADRUPLE: integer := 650000;--350000
|
constant INTERVAL_QUADRUPLE: integer := 650000;--350000
|
end globals;
|
end globals;
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.