URL
https://opencores.org/ocsvn/mb-jpeg/mb-jpeg/trunk
[/] [mb-jpeg/] [tags/] [STEP1_1/] [system.xmp] - Diff between revs 4 and 5
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 4 |
Rev 5 |
| Line 1... |
Line 1... |
#Please do not modify this file by hand
|
#Please do not modify this file by hand
|
XmpVersion: 7.1
|
XmpVersion: 8.1
|
IntStyle: default
|
IntStyle: default
|
ModuleSearchPath: D:/XilinxXUP/lib/
|
ModuleSearchPath: D:/XilinxXUP/lib/
|
MHS File: system.mhs
|
MHS File: system.mhs
|
MSS File: system.mss
|
MSS File: system.mss
|
NPL File: projnav/system.ise
|
NPL File: projnav/system.ise
|
| Line 15... |
Line 15... |
PNImportBmmFile:
|
PNImportBmmFile:
|
UserCmd1:
|
UserCmd1:
|
UserCmd1Type: 0
|
UserCmd1Type: 0
|
UserCmd2:
|
UserCmd2:
|
UserCmd2Type: 0
|
UserCmd2Type: 0
|
|
TopInst: system_i
|
SynProj: xst
|
SynProj: xst
|
ReloadPbde: 0
|
ReloadPbde: 0
|
MainMhsEditor: 0
|
MainMhsEditor: 0
|
InsertNoPads: 0
|
InsertNoPads: 0
|
|
WarnForEAArch: 1
|
HdlLang: VHDL
|
HdlLang: VHDL
|
Simulator: mti
|
Simulator: mti
|
SimModel: BEHAVIORAL
|
SimModel: BEHAVIORAL
|
SimXLib:
|
SimXLib:
|
SimEdkLib:
|
SimEdkLib:
|
MixLangSim: 1
|
MixLangSim: 1
|
UcfFile: data/system.ucf
|
UcfFile: data/system.ucf
|
|
FpgaImpMode: 0
|
Processor: microblaze_0
|
Processor: microblaze_0
|
BootLoop: 0
|
BootLoop: 0
|
XmdStub: 0
|
XmdStub: 0
|
SwProj: decoder
|
SwProj: decoder
|
Processor: microblaze_0
|
Processor: microblaze_0
|
| Line 39... |
Line 42... |
InitBram: 1
|
InitBram: 1
|
Active: 1
|
Active: 1
|
CompilerOptLevel: 2
|
CompilerOptLevel: 2
|
GlobPtrOpt: 0
|
GlobPtrOpt: 0
|
DebugSym: 1
|
DebugSym: 1
|
|
ProfileFlag: 0
|
AsmOpt:
|
AsmOpt:
|
LinkOpt:
|
LinkOpt:
|
ProgStart:
|
ProgStart: 0x50
|
StackSize:
|
StackSize:
|
HeapSize:
|
HeapSize:
|
LinkerScript:
|
LinkerScript:
|
ProgCCFlags:
|
ProgCCFlags:
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.