URL
https://opencores.org/ocsvn/mdct/mdct/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 11 |
Line 19... |
Line 19... |
#- Description : ModelSim macro for compilation
|
#- Description : ModelSim macro for compilation
|
#-
|
#-
|
#------------------------------------------------------------------------------
|
#------------------------------------------------------------------------------
|
|
|
|
|
|
#set ROM_MODEL XILINX
|
|
set ROM_MODEL GENERIC
|
|
|
vlib work
|
vlib work
|
vmap work work
|
vmap work work
|
vcom SOURCE/MDCT_PKG.vhd
|
vcom SOURCE/MDCT_PKG.vhd
|
|
if {$ROM_MODEL=="XILINX"} {
|
|
vcom SOURCE/XILINX/ROME_XIL.VHD
|
|
vcom SOURCE/XILINX/ROME.VHD
|
|
vcom SOURCE/XILINX/ROMO_XIL.VHD
|
|
vcom SOURCE/XILINX/ROMO.VHD
|
|
} else {
|
vcom SOURCE/ROME.VHD
|
vcom SOURCE/ROME.VHD
|
vcom SOURCE/ROMO.VHD
|
vcom SOURCE/ROMO.VHD
|
|
}
|
vcom SOURCE/RAM.VHD
|
vcom SOURCE/RAM.VHD
|
vcom SOURCE/DCT1D.VHD
|
vcom SOURCE/DCT1D.VHD
|
vcom SOURCE/DCT2D.VHD
|
vcom SOURCE/DCT2D.VHD
|
vcom SOURCE/DBUFCTL.VHD
|
vcom SOURCE/DBUFCTL.VHD
|
vcom SOURCE/MDCT.VHD
|
vcom SOURCE/MDCT.VHD
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.